Memory access compression using clear code for tile pixels

ABSTRACT

One embodiment provides for a graphics processor comprising a translation lookaside buffer (TLB) to cache a first page table entry for a virtual to physical address mapping for use by the graphics processor, the first page table entry to indicate that a first virtual page is cleared to a clear color and a graphics pipeline module to bypass a memory access for the first virtual page based on the first page table entry.

FIELD

Embodiments relate generally to data processing and more particularly todata processing via a general-purpose graphics processing unit.

BACKGROUND OF THE DESCRIPTION

Current parallel graphics data processing includes systems and methodsdeveloped to perform specific operations on graphics data such as, forexample, linear interpolation, tessellation, rasterization, texturemapping, depth testing, etc. Traditionally, graphics processors usedfixed function computational units to process graphics data; however,more recently, portions of graphics processors have been madeprogrammable, enabling such processors to support a wider variety ofoperations for processing vertex and fragment data.

To further increase performance, graphics processors typically implementprocessing techniques such as pipelining that attempt to process, inparallel, as much graphics data as possible throughout the differentparts of the graphics pipeline. Parallel graphics processors with singleinstruction, multiple thread (SIMT) architectures are designed tomaximize the amount of parallel processing in the graphics pipeline. Inan STMT architecture, groups of parallel threads attempt to executeprogram instructions synchronously together as often as possible toincrease processing efficiency. A general overview of software andhardware for SIMT architectures can be found in Shane Cook, CUDAProgramming, Chapter 3, pages 37-51 (2013) and/or Nicholas Wilt, CUDAHandbook, A Comprehensive Guide to GPU Programming, Sections 2.6.2 to3.1.2 (June 2013).

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention are described reference to variousembodiments, some of which are illustrated in the appended drawings. Itis to be noted, however, that the appended drawings illustrate onlytypical embodiments and are therefore not to be considered limiting ofits scope, for the invention may admit to other equally effectiveembodiments.

FIG. 1 is a block diagram illustrating a computer system configured toimplement one or more aspects of the embodiments described herein;

FIG. 2A-2D illustrate a parallel processor components, according to anembodiment;

FIGS. 3A-3B are block diagrams of graphics multiprocessors, according toembodiments;

FIG. 4A-4F illustrate an exemplary architecture in which a plurality ofGPUs are communicatively coupled to a plurality of multi-coreprocessors;

FIG. 5 is a conceptual diagram of a graphics processing pipeline,according to an embodiment;

FIG. 6 illustrates a surface in memory for use by a graphics orientedparallel processor, according to an embodiment;

FIG. 7 is a block diagram illustrating a computing system includingvirtual to physical address translation logic, according to anembodiment;

FIG. 8 is a block diagram illustrating virtual to physical addresstranslation logic configured to track clear data, according to anembodiment;

FIG. 9 is a flow diagram illustrating logic to perform a clear colorlookup during address translation, according to an embodiment;

FIG. 10 is a flow diagram of logic to clear a tile of pixels, accordingto an embodiment;

FIG. 11 is a block diagram of a processing system, according to anembodiment;

FIG. 12 is a block diagram of a processor according to an embodiment;

FIG. 13 is a block diagram of a graphics processor, according to anembodiment;

FIG. 14 is a block diagram of a graphics processing engine of a graphicsprocessor in accordance with some embodiments;

FIG. 15 is a block diagram of a graphics processor provided by anadditional embodiment;

FIG. 16 illustrates thread execution logic including an array ofprocessing elements employed in some embodiments;

FIG. 17 is a block diagram illustrating a graphics processor instructionformats according to some embodiments;

FIG. 18 is a block diagram of a graphics processor according to anotherembodiment;

FIG. 19A-19B illustrate a graphics processor command format and commandsequence, according to some embodiments;

FIG. 20 illustrates exemplary graphics software architecture for a dataprocessing system according to some embodiments;

FIG. 21 is a block diagram illustrating an IP core development system,according to an embodiment;

FIG. 22 is a block diagram illustrating an exemplary system on a chipintegrated circuit, according to an embodiment;

FIG. 23 is a block diagram illustrating an additional graphicsprocessor, according to an embodiment; and

FIG. 24 is a block diagram illustrating an additional exemplary graphicsprocessor of a system on a chip integrated circuit, according to anembodiment.

DETAILED DESCRIPTION

In some embodiments, a graphics processing unit (GPU) is communicativelycoupled to host/processor cores to accelerate graphics operations,machine-learning operations, pattern analysis operations, and variousgeneral purpose GPU (GPGPU) functions. The GPU may be communicativelycoupled to the host processor/cores over a bus or another interconnect(e.g., a high-speed interconnect such as PCIe or NVLink). In otherembodiments, the GPU may be integrated on the same package or chip asthe cores and communicatively coupled to the cores over an internalprocessor bus/interconnect (i.e., internal to the package or chip).Regardless of the manner in which the GPU is connected, the processorcores may allocate work to the GPU in the form of sequences ofcommands/instructions contained in a work descriptor. The GPU then usesdedicated circuitry/logic for efficiently processing thesecommands/instructions.

Tiled rendering is the process of subdividing a three-dimensional (3D)computer graphics image by a regular grid in screen space and renderingeach section of the grid separately. Tile rendering can be performedusing deferred rendering or immediate mode rendering. Tile baseddeferred rendering defers at least a subset of the rendering operations(e.g., lighting, shading) operations until after scene geometry isdetermined. Tile based immediate mode rendering utilizes immediate modescene based rendering while buffering within on-die tile buffers toreduce memory bandwidth requirements. As a complement to any tile-basedrendering technique, it is advantageous to implement techniques toreduce the number of accesses required to off-die memory duringrendering operations. Accordingly, embodiments described herein providetechniques for memory access compression using clear codes for tilepixels

In the following description, numerous specific details are set forth toprovide a more thorough understanding. However, it will be apparent toone of skill in the art that the embodiments described herein may bepracticed without one or more of these specific details. In otherinstances, well-known features have not been described to avoidobscuring the details of the present embodiments.

System Overview

FIG. 1 is a block diagram illustrating a computing system 100 configuredto implement one or more aspects of the embodiments described herein.The computing system 100 includes a processing subsystem 101 having oneor more processor(s) 102 and a system memory 104 communicating via aninterconnection path that may include a memory hub 105. The memory hub105 may be a separate component within a chipset component or may beintegrated within the one or more processor(s) 102. The memory hub 105couples with an I/O subsystem 111 via a communication link 106. The I/Osubsystem 111 includes an I/O hub 107 that can enable the computingsystem 100 to receive input from one or more input device(s) 108.Additionally, the I/O hub 107 can enable a display controller, which maybe included in the one or more processor(s) 102, to provide outputs toone or more display device(s) 110A. In one embodiment the one or moredisplay device(s) 110A coupled with the I/O hub 107 can include a local,internal, or embedded display device.

In one embodiment the processing subsystem 101 includes one or moreparallel processor(s) 112 coupled to memory hub 105 via a bus or othercommunication link 113. The communication link 113 may be one of anynumber of standards based communication link technologies or protocols,such as, but not limited to PCI Express, or may be a vendor specificcommunications interface or communications fabric. In one embodiment theone or more parallel processor(s) 112 form a computationally focusedparallel or vector processing system that an include a large number ofprocessing cores and/or processing clusters, such as a many integratedcore (MIC) processor. In one embodiment the one or more parallelprocessor(s) 112 form a graphics processing subsystem that can outputpixels to one of the one or more display device(s) 110A coupled via theI/O Hub 107. The one or more parallel processor(s) 112 can also includea display controller and display interface (not shown) to enable adirect connection to one or more display device(s) 110B.

Within the I/O subsystem 111, a system storage unit 114 can connect tothe I/O hub 107 to provide a storage mechanism for the computing system100. An I/O switch 116 can be used to provide an interface mechanism toenable connections between the I/O hub 107 and other components, such asa network adapter 118 and/or wireless network adapter 119 that may beintegrated into the platform, and various other devices that can beadded via one or more add-in device(s) 120. The network adapter 118 canbe an Ethernet adapter or another wired network adapter. The wirelessnetwork adapter 119 can include one or more of a Wi-Fi, Bluetooth, nearfield communication (NFC), or other network device that includes one ormore wireless radios.

The computing system 100 can include other components not explicitlyshown, including USB or other port connections, optical storage drives,video capture devices, and the like, may also be connected to the I/Ohub 107. Communication paths interconnecting the various components inFIG. 1 may be implemented using any suitable protocols, such as PCI(Peripheral Component Interconnect) based protocols (e.g., PCI-Express),or any other bus or point-to-point communication interfaces and/orprotocol(s), such as the NV-Link high-speed interconnect, orinterconnect protocols known in the art.

In one embodiment, the one or more parallel processor(s) 112 incorporatecircuitry optimized for graphics and video processing, including, forexample, video output circuitry, and constitutes a graphics processingunit (GPU). In another embodiment, the one or more parallel processor(s)112 incorporate circuitry optimized for general purpose processing,while preserving the underlying computational architecture, described ingreater detail herein. In yet another embodiment, components of thecomputing system 100 may be integrated with one or more other systemelements on a single integrated circuit. For example, the one or moreparallel processor(s), 112 memory hub 105, processor(s) 102, and I/O hub107 can be integrated into a system on chip (SoC) integrated circuit.Alternatively, the components of the computing system 100 can beintegrated into a single package to form a system in package (SIP)configuration. In one embodiment at least a portion of the components ofthe computing system 100 can be integrated into a multi-chip module(MCM), which can be interconnected with other multi-chip modules into amodular computing system.

It will be appreciated that the computing system 100 shown herein isillustrative and that variations and modifications are possible. Theconnection topology, including the number and arrangement of bridges,the number of processor(s) 102, and the number of parallel processor(s)112, may be modified as desired. For instance, in some embodiments,system memory 104 is connected to the processor(s) 102 directly ratherthan through a bridge, while other devices communicate with systemmemory 104 via the memory hub 105 and the processor(s) 102. In otheralternative topologies, the parallel processor(s) 112 are connected tothe I/O hub 107 or directly to one of the one or more processor(s) 102,rather than to the memory hub 105. In other embodiments, the I/O hub 107and memory hub 105 may be integrated into a single chip. Largeembodiments may include two or more sets of processor(s) 102 attachedvia multiple sockets, which can couple with two or more instances of theparallel processor(s) 112. Some of the particular components shownherein are optional and may not be included in all implementations ofthe computing system 100. For example, any number of add-in cards orperipherals may be supported, or some components may be eliminated.

FIG. 2A illustrates a parallel processor 200, according to anembodiment. The various components of the parallel processor 200 may beimplemented using one or more integrated circuit devices, such asprogrammable processors, application specific integrated circuits(ASICs), or field programmable gate arrays (FPGA). The illustratedparallel processor 200 is a variant of the one or more parallelprocessor(s) 112 shown in FIG. 1, according to an embodiment.

In one embodiment the parallel processor 200 includes a parallelprocessing unit 202. The parallel processing unit includes an I/O unit204 that enables communication with other devices, including otherinstances of the parallel processing unit 202. The I/O unit 204 may bedirectly connected to other devices. In one embodiment the I/O unit 204connects with other devices via the use of a hub or switch interface,such as memory hub 105. The connections between the memory hub 105 andthe I/O unit 204 form a communication link 113. Within the parallelprocessing unit 202, the I/O unit 204 connects with a host interface 206and a memory crossbar 216, where the host interface 206 receivescommands directed to performing processing operations and the memorycrossbar 216 receives commands directed to performing memory operations.

When the host interface 206 receives a command buffer via the I/O unit204, the host interface 206 can direct work operations to perform thosecommands to a front end 208. In one embodiment the front end 208 coupleswith a scheduler 210, which is configured to distribute commands orother work items to a processing cluster array 212. In one embodimentthe scheduler 210 ensures that the processing cluster array 212 isproperly configured and in a valid state before tasks are distributed tothe processing clusters of the processing cluster array 212.

The processing cluster array 212 can include up to “N” processingclusters (e.g., cluster 214A, cluster 214B, through cluster 214N). Eachcluster 214A-214N of the processing cluster array 212 is capable ofexecuting a large number (e.g., thousands) of concurrent threads, whereeach thread is an instance of a program.

In one embodiment, different clusters 214A-214N can be allocated forprocessing different types of programs or for performing different typesof computations. The scheduler 210 can allocate work to the clusters214A-214N of the processing cluster array 212 using various schedulingand/or work distribution algorithms, which may vary depending on theworkload arising for each type of program or computation. The schedulingcan be handled dynamically by the scheduler 210, or can be assisted inpart by compiler logic during compilation of program logic configuredfor execution by the processing cluster array 212.

The processing cluster array 212 can be configured to perform varioustypes of parallel processing operations. In one embodiment theprocessing cluster array 212 is configured to perform general-purposeparallel compute operations. For example, the processing cluster array212 can include logic to execute processing tasks including but notlimited to, linear and nonlinear data transforms, filtering of videoand/or audio data, and/or modeling operations (e.g., applying laws ofphysics to determine position, velocity and other attributes ofobjects).

In one embodiment the processing cluster array 212 is configured toperform parallel graphics processing operations. In embodiments in whichthe parallel processor 200 is configured to perform graphics processingoperations, the processing cluster array 212 can include additionallogic to support the execution of such graphics processing operations,including, but not limited to texture sampling logic to perform textureoperations, as well as tessellation logic and other vertex processinglogic. Additionally, the processing cluster array 212 can be configuredto execute graphics processing related shader programs such as, but notlimited to vertex shaders, tessellation shaders, geometry shaders, andpixel shaders. The parallel processing unit 202 can transfer data fromsystem memory via the I/O unit 204 for processing. During processing thetransferred data can be stored to on-chip memory (e.g., parallelprocessor memory 222) during processing, then written back to systemmemory.

In one embodiment, when the parallel processing unit 202 is used toperform graphics processing, the scheduler 210 can be configured todivide the processing workload into approximately equal sized tasks, tobetter enable distribution of the graphics processing operations tomultiple clusters 214A-214N of the processing cluster array 212. In someembodiments, portions of the processing cluster array 212 can beconfigured to perform different types of processing. For example a firstportion may be configured to perform vertex shading and topologygeneration, a second portion may be configured to perform tessellationand geometry shading, and a third portion may be configured to performpixel shading or other screen space operations, to produce a renderedimage for display. Intermediate data produced by one or more of theclusters 214A-214N may be stored in buffers to allow the intermediatedata to be transmitted between clusters 214A-214N for furtherprocessing.

During operation, the processing cluster array 212 can receiveprocessing tasks to be executed via the scheduler 210, which receivescommands defining processing tasks from front end 208. For graphicsprocessing operations, processing tasks can include indices of data tobe processed, e.g., surface (patch) data, primitive data, vertex data,and/or pixel data, as well as state parameters and commands defining howthe data is to be processed (e.g., what program is to be executed). Thescheduler 210 may be configured to fetch the indices corresponding tothe tasks or may receive the indices from the front end 208. The frontend 208 can be configured to ensure the processing cluster array 212 isconfigured to a valid state before the workload specified by incomingcommand buffers (e.g., batch-buffers, push buffers, etc.) is initiated.

Each of the one or more instances of the parallel processing unit 202can couple with parallel processor memory 222. The parallel processormemory 222 can be accessed via the memory crossbar 216, which canreceive memory requests from the processing cluster array 212 as well asthe I/O unit 204. The memory crossbar 216 can access the parallelprocessor memory 222 via a memory interface 218. The memory interface218 can include multiple partition units (e.g., partition unit 220A,partition unit 220B, through partition unit 220N) that are each directlycoupled to a portion (e.g., memory unit) of parallel processor memory222. The number of partition units 220A-220N generally equals the numberof memory units, such that a first partition unit 220A has acorresponding first memory unit 224A, a second partition unit 220B has acorresponding memory unit 224B, and an Nth partition unit 220N has acorresponding Nth memory unit 224N. In other embodiments, the number ofpartition units 220A-220N may not equal the number of memory devices.

In various embodiments, the memory units 224A-224N can include varioustypes of memory devices, including dynamic random access memory (DRAM)or graphics random access memory, such as synchronous graphics randomaccess memory (SGRAM), including graphics double data rate (GDDR)memory. In one embodiment, the memory units 224A-224N may also include3D stacked memory, including but not limited to high bandwidth memory(HBM). Persons skilled in the art will appreciate that the specificimplementation of the memory units 224A-224N can vary, and can beselected from one of various conventional designs. Render targets, suchas frame buffers or texture maps may be stored across the memory units224A-224N, allowing partition units 220A-220N to write portions of eachrender target in parallel to efficiently use the available bandwidth ofparallel processor memory 222. In some embodiments, a local instance ofthe parallel processor memory 222 may be excluded in favor of a unifiedmemory design that utilizes system memory in conjunction with localcache memory.

In one embodiment, any one of the clusters 214A-214N of the processingcluster array 212 can process data to be written to any of the memoryunits 224A-224N within parallel processor memory 222. The memorycrossbar 216 can be configured to route the output of each cluster214A-214N to the input of any partition unit 220A-220N or to anothercluster 214A-214N for further processing. Each cluster 214A-214N cancommunicate with the memory interface 218 through the memory crossbar216 to read from or write to various external memory devices. In oneembodiment the memory crossbar 216 has a connection to the memoryinterface 218 to communicate with the I/O unit 204, as well as aconnection to a local instance of the parallel processor memory 222,enabling the processing units within the different processing clusters214A-214N to communicate with system memory or other memory that is notlocal to the parallel processing unit 202. In one embodiment the memorycrossbar 216 can use virtual channels to separate traffic streamsbetween the clusters 214A-214N and the partition units 220A-220N.

While a single instance of the parallel processing unit 202 isillustrated within the parallel processor 200, any number of instancesof the parallel processing unit 202 can be included. For example,multiple instances of the parallel processing unit 202 can be providedon a single add-in card, or multiple add-in cards can be interconnected.The different instances of the parallel processing unit 202 can beconfigured to inter-operate even if the different instances havedifferent numbers of processing cores, different amounts of localparallel processor memory, and/or other configuration differences. Forexample and in one embodiment, some instances of the parallel processingunit 202 can include higher precision floating point units relative toother instances. Systems incorporating one or more instances of theparallel processing unit 202 or the parallel processor 200 can beimplemented in a variety of configurations and form factors, includingbut not limited to desktop, laptop, or handheld personal computers,servers, workstations, game consoles, and/or embedded systems.

FIG. 2B is a block diagram of a partition unit 220, according to anembodiment. In one embodiment the partition unit 220 is an instance ofone of the partition units 220A-220N of FIG. 2A. As illustrated, thepartition unit 220 includes an L2 cache 221, a frame buffer interface225, and a ROP 226 (raster operations unit). The L2 cache 221 is aread/write cache that is configured to perform load and store operationsreceived from the memory crossbar 216 and ROP 226. Read misses andurgent write-back requests are output by L2 cache 221 to frame bufferinterface 225 for processing. Dirty updates can also be sent to theframe buffer via the frame buffer interface 225 for opportunisticprocessing. In one embodiment the frame buffer interface 225 interfaceswith one of the memory units in parallel processor memory, such as thememory units 224A-224N of FIG. 2 (e.g., within parallel processor memory222).

In graphics applications, the ROP 226 is a processing unit that performsraster operations such as stencil, z test, blending, and the like, andoutputs pixel data as processed graphics data for storage in graphicsmemory. In some embodiments, ROP 226 may be configured to compress z orcolor data that is written to memory and decompress z or color data thatis read from memory. In some embodiments, the ROP 226 is included withineach processing cluster (e.g., cluster 214A-214N of FIG. 2) instead ofwithin the partition unit 220. In such embodiment, read and writerequests for pixel data are transmitted over the memory crossbar 216instead of pixel fragment data.

The processed graphics data may be displayed on display device, such asone of the one or more display device(s) 110 of FIG. 1, routed forfurther processing by the processor(s) 102, or routed for furtherprocessing by one of the processing entities within the parallelprocessor 200 of FIG. 2A.

FIG. 2C is a block diagram of a processing cluster 214 within a parallelprocessing unit, according to an embodiment. In one embodiment theprocessing cluster is an instance of one of the processing clusters214A-214N of FIG. 2. The processing cluster 214 can be configured toexecute many threads in parallel, where the term “thread” refers to aninstance of a particular program executing on a particular set of inputdata. In some embodiments, single-instruction, multiple-data (SIMID)instruction issue techniques are used to support parallel execution of alarge number of threads without providing multiple independentinstruction units. In other embodiments, single-instruction,multiple-thread (SIMT) techniques are used to support parallel executionof a large number of generally synchronized threads, using a commoninstruction unit configured to issue instructions to a set of processingengines within each one of the processing clusters. Unlike a SIMDexecution regime, where all processing engines typically executeidentical instructions, SIMT execution allows different threads to morereadily follow divergent execution paths through a given thread program.Persons skilled in the art will understand that a SIMID processingregime represents a functional subset of a SIMT processing regime.

Operation of the processing cluster 214 can be controlled via a pipelinemanager 232 that distributes processing tasks to SIMT parallelprocessors. The pipeline manager 232 receives instructions from thescheduler 210 of FIG. 2 and manages execution of those instructions viaa graphics multiprocessor 234 and/or a texture unit 236. The illustratedgraphics multiprocessor 234 is an exemplary instance of an SIMT parallelprocessor. However, various types of SIMT parallel processors ofdiffering architectures may be included within the processing cluster214. One or more instances of the graphics multiprocessor 234 can beincluded within a processing cluster 214. The graphics multiprocessor234 can process data and a data crossbar 240 can be used to distributethe processed data to one of multiple possible destinations, includingother shader units. The pipeline manager 232 can facilitate thedistribution of processed data by specifying destinations for processeddata to be distributed vis the data crossbar 240.

Each graphics multiprocessor 234 within the processing cluster 214 caninclude an identical set of functional execution logic (e.g., arithmeticlogic units, load-store units, etc.), which may be pipelined, allowing anew instruction to be issued before a previous instruction has finished.Any combination of functional execution logic may be provided. In oneembodiment, the functional logic supports a variety of operationsincluding integer and floating point arithmetic (e.g., addition andmultiplication), comparison operations, Boolean operations (AND, OR,XOR), bit-shifting, and computation of various algebraic functions(e.g., planar interpolation, trigonometric, exponential, and logarithmicfunctions, etc.); and the same functional-unit hardware can be leveragedto perform different operations.

The series of instructions transmitted to the processing cluster 214constitutes a thread, as previously defined herein, and the collectionof a certain number of concurrently executing threads across theparallel processing engines (not shown) within an graphicsmultiprocessor 234 is referred to herein as a thread group. As usedherein, a thread group refers to a group of threads concurrentlyexecuting the same program on different input data, with one thread ofthe group being assigned to a different processing engine within agraphics multiprocessor 234. A thread group may include fewer threadsthan the number of processing engines within the graphics multiprocessor234, in which case some processing engines will be idle during cycleswhen that thread group is being processed. A thread group may alsoinclude more threads than the number of processing engines within thegraphics multiprocessor 234, in which case processing will take placeover consecutive clock cycles. Each graphics multiprocessor 234 cansupport up to G thread groups concurrently. Additionally, a plurality ofrelated thread groups may be active (in different phases of execution)at the same time within a graphics multiprocessor 234.

In one embodiment the graphics multiprocessor 234 includes an internalcache memory to perform load and store operations. In one embodiment,the graphics multiprocessor 234 can forego an internal cache and use acache memory (e.g., L1 cache 308) within the processing cluster 214.Each graphics multiprocessor 234 also has access to L2 caches within thepartition units (e.g., partition units 220A-220N of FIG. 2) that areshared among all processing clusters 214 and may be used to transferdata between threads. The graphics multiprocessor 234 may also accessoff-chip global memory, which can include one or more of local parallelprocessor memory and/or system memory. Any memory external to theparallel processing unit 202 may be used as global memory. Embodimentsin which the processing cluster 214 includes multiple instances of thegraphics multiprocessor 234 can share common instructions and data,which may be stored in the L1 cache 308.

Each processing cluster 214 may include an MMU 245 (memory managementunit) that is configured to map virtual addresses into physicaladdresses. In other embodiments, one or more instances of the MMU 245may reside within the memory interface 218 of FIG. 2. The MMU 245includes a set of page table entries (PTEs) used to map a virtualaddress to a physical address of a tile (talk more about tiling) andoptionally a cache line index. The MMU 245 may include addresstranslation lookaside buffers (TLB) or caches that may reside within thegraphics multiprocessor 234 or the L1 cache or processing cluster 214.The physical address is processed to distribute surface data accesslocality to allow efficient request interleaving among partition units.The cache line index may be used to determine whether or not a requestfor a cache line is a hit or miss.

In graphics and computing applications, a processing cluster 214 may beconfigured such that each graphics multiprocessor 234 is coupled to atexture unit 236 for performing texture mapping operations, e.g.,determining texture sample positions, reading texture data, andfiltering the texture data. Texture data is read from an internaltexture L1 cache (not shown) or in some embodiments from the L1 cachewithin graphics multiprocessor 234 and is fetched from an L2 cache,local parallel processor memory, or system memory, as needed. Eachgraphics multiprocessor 234 outputs processed tasks to the data crossbar240 to provide the processed task to another processing cluster 214 forfurther processing or to store the processed task in an L2 cache, localparallel processor memory, or system memory via the memory crossbar 216.A preROP 242 (pre-raster operations unit) is configured to receive datafrom graphics multiprocessor 234, direct data to ROP units, which may belocated with partition units as described herein (e.g., partition units220A-220N of FIG. 2). The preROP 242 unit can perform optimizations forcolor blending, organize pixel color data, and perform addresstranslations.

It will be appreciated that the core architecture described herein isillustrative and that variations and modifications are possible. Anynumber of processing units, e.g., graphics multiprocessor 234, textureunits 236, preROPs 242, etc., may be included within a processingcluster 214. Further, while only one processing cluster 214 is shown, aparallel processing unit as described herein may include any number ofinstances of the processing cluster 214. In one embodiment, eachprocessing cluster 214 can be configured to operate independently ofother processing clusters 214 using separate and distinct processingunits, L1 caches, etc.

FIG. 2D shows a graphics multiprocessor 234, according to oneembodiment. In such embodiment the graphics multiprocessor 234 coupleswith the pipeline manager 232 of the processing cluster 214. Thegraphics multiprocessor 234 has an execution pipeline including but notlimited to an instruction cache 252, an instruction unit 254, an addressmapping unit 256, a register file 258, one or more general purposegraphics processing unit (GPGPU) cores 262, and one or more load/storeunits 266. The GPGPU cores 262 and load/store units 266 are coupled withcache memory 272 and shared memory 270 via a memory and cacheinterconnect 268.

In one embodiment, the instruction cache 252 receives a stream ofinstructions to execute from the pipeline manager 232. The instructionsare cached in the instruction cache 252 and dispatched for execution bythe instruction unit 254. The instruction unit 254 can dispatchinstructions as thread groups (e.g., warps), with each thread of thethread group assigned to a different execution unit within GPGPU core262. An instruction can access any of a local, shared, or global addressspace by specifying an address within a unified address space. Theaddress mapping unit 256 can be used to translate addresses in theunified address space into a distinct memory address that can beaccessed by the load/store units 266.

The register file 258 provides a set of registers for the functionalunits of the graphics multiprocessor 324. The register file 258 providestemporary storage for operands connected to the data paths of thefunctional units (e.g., GPGPU cores 262, load/store units 266) of thegraphics multiprocessor 324. In one embodiment, the register file 258 isdivided between each of the functional units such that each functionalunit is allocated a dedicated portion of the register file 258. In oneembodiment, the register file 258 is divided between the different warpsbeing executed by the graphics multiprocessor 324.

The GPGPU cores 262 can each include floating point units (FPUs) and/orinteger arithmetic logic units (ALUs) that are used to executeinstructions of the graphics multiprocessor 324. The GPGPU cores 262 canbe similar in architecture or can differ in architecture, according toembodiments. For example and in one embodiment, a first portion of theGPGPU cores 262 include a single precision FPU and an integer ALU whilea second portion of the GPGPU cores include a double precision FPU. Inone embodiment the FPUs can implement the IEEE 754-2008 standard forfloating point arithmetic or enable variable precision floating pointarithmetic. The graphics multiprocessor 324 can additionally include oneor more fixed function or special function units to perform specificfunctions such as copy rectangle or pixel blending operations. In oneembodiment one or more of the GPGPU cores can also include fixed orspecial function logic,

The memory and cache interconnect 268 is an interconnect network thatconnects each of the functional units of the graphics multiprocessor 324to the register file 258 and to the shared memory 270. In oneembodiment, the memory and cache interconnect 268 is a crossbarinterconnect that allows the load/store unit 266 to implement load andstore operations between the shared memory 270 and the register file258. In one embodiment the shared memory 270 can be used to enablecommunication between threads that execute on the functional units. Thecache memory 272 can be used as a data cache for example, to cachetexture data communicated between the functional units and the textureunit 236.

FIGS. 3A-3B illustrate additional graphics multiprocessors, according toembodiments. The illustrated graphics multiprocessors 325, 350 arevariants of the graphics multiprocessor 234 of FIG. 2C. The illustratedgraphics multiprocessors 325, 350 can be configured as a streamingmultiprocessor (SM) capable of simultaneous execution of a large numberof execution threads.

FIG. 3A shows a graphics multiprocessor 325 according to an additionalembodiment. The graphics multiprocessor 325 includes multiple additionalinstances of execution resource units relative to the graphicsmultiprocessor 234 of FIG. 2D. For example, the graphics multiprocessor325 can include multiple instances of the instruction unit 332A-332B,register file 334A-334B, and texture unit(s) 344A-344B. The graphicsmultiprocessor 325 also includes multiple sets of graphics or computeexecution units (e.g., GPGPU core 336A-336B, GPGPU core 337A-337B, GPGPUcore 338A-338B) and multiple sets of load/store units 340A-340B. In oneembodiment the execution resource units have a common instruction cache330, texture and/or data cache memory 342, and shared memory 346. Thevarious components can communicate via an interconnect fabric 327. Inone embodiment the interconnect fabric 327 includes one or more crossbarswitches to enable communication between the various components of thegraphics multiprocessor 325.

FIG. 3B shows a graphics multiprocessor 350 according to an additionalembodiment. The graphics processor includes multiple sets of executionresources 356A-356D, where each set of execution resource includesmultiple instruction units, register files, GPGPU cores, and load storeunits, as illustrated in FIG. 2D and FIG. 3A. The execution resources356A-356D can work in concert with texture unit(s) 360A-360D for textureoperations, while sharing an instruction cache 354, and shared memory362. In one embodiment the execution resources 356A-356D can share aninstruction cache 354 and shared memory 362, as well as multipleinstances of a texture and/or data cache memory 358A-358B. The variouscomponents can communicate via an interconnect fabric 352 similar to theinterconnect fabric 327 of FIG. 3A.

Persons skilled in the art will understand that the architecturedescribed in FIGS. 1, 2A-2D, and 3A-3B are descriptive and not limitingas to the scope of the present embodiments. Thus, the techniquesdescribed herein may be implemented on any properly configuredprocessing unit, including, without limitation, one or more mobileapplication processors, one or more desktop or server central processingunits (CPUs) including multi-core CPUs, one or more parallel processingunits, such as the parallel processing unit 202 of FIG. 2, as well asone or more graphics processors or special purpose processing units,without departure from the scope of the embodiments described herein.

In some embodiments a parallel processor or GPGPU as described herein iscommunicatively coupled to host/processor cores to accelerate graphicsoperations, machine-learning operations, pattern analysis operations,and various general purpose GPU (GPGPU) functions. The GPU may becommunicatively coupled to the host processor/cores over a bus or otherinterconnect (e.g., a high speed interconnect such as PCIe or NVLink).In other embodiments, the GPU may be integrated on the same package orchip as the cores and communicatively coupled to the cores over aninternal processor bus/interconnect (i.e., internal to the package orchip). Regardless of the manner in which the GPU is connected, theprocessor cores may allocate work to the GPU in the form of sequences ofcommands/instructions contained in a work descriptor. The GPU then usesdedicated circuitry/logic for efficiently processing thesecommands/instructions.

Techniques for GPU to Host Processor Interconnection

FIG. 4A illustrates an exemplary architecture in which a plurality ofGPUs 410-413 are communicatively coupled to a plurality of multi-coreprocessors 405-406 over high-speed links 440-443 (e.g., buses,point-to-point interconnects, etc.). In one embodiment, the high-speedlinks 440-443 support a communication throughput of 4 GB/s, 30 GB/s, 80GB/s or higher, depending on the implementation. Various interconnectprotocols may be used including, but not limited to, PCIe 4.0 or 5.0 andNVLink 2.0. However, the underlying principles of the invention are notlimited to any particular communication protocol or throughput.

In addition, in one embodiment, two or more of the GPUs 410-413 areinterconnected over high-speed links 444-445, which may be implementedusing the same or different protocols/links than those used forhigh-speed links 440-443. Similarly, two or more of the multi-coreprocessors 405-406 may be connected over high speed link 433 which maybe symmetric multi-processor (SMP) buses operating at 20 GB/s, 30 GB/s,120 GB/s or higher. Alternatively, all communication between the varioussystem components shown in FIG. 4A may be accomplished using the sameprotocols/links (e.g., over a common interconnection fabric). Asmentioned, however, the underlying principles of the invention are notlimited to any particular type of interconnect technology.

In one embodiment, each multi-core processor 405-406 is communicativelycoupled to a processor memory 401-402, via memory interconnects 430-431,respectively, and each GPU 410-413 is communicatively coupled to GPUmemory 420-423 over GPU memory interconnects 450-453, respectively. Thememory interconnects 430-431 and 450-453 may utilize the same ordifferent memory access technologies. By way of example, and notlimitation, the processor memories 401-402 and GPU memories 420-423 maybe volatile memories such as dynamic random access memories (DRAMs)(including stacked DRAMs), Graphics DDR SDRAM (GDDR) (e.g., GDDR5,GDDR6), or High Bandwidth Memory (HBM) and/or may be non-volatilememories such as 3D) (Point or Nano-Ram. In one embodiment, some portionof the memories may be volatile memory and another portion may benon-volatile memory (e.g., using a two-level memory (2LM) hierarchy).

As described below, although the various processors 405-406 and GPUs410-413 may be physically coupled to a particular memory 401-402,420-423, respectively, a unified memory architecture may be implementedin which the same virtual system address space (also referred to as the“effective address” space) is distributed among all of the variousphysical memories. For example, processor memories 401-402 may eachcomprise 64 GB of the system memory address space and GPU memories420-423 may each comprise 32 GB of the system memory address space(resulting in a total of 256 GB addressable memory in this example).

FIG. 4B illustrates additional details for an interconnection between amulti-core processor 407 and a graphics acceleration module 446 inaccordance with one embodiment. The graphics acceleration module 446 mayinclude one or more GPU chips integrated on a line card which is coupledto the processor 407 via the high-speed link 440. Alternatively, thegraphics acceleration module 446 may be integrated on the same packageor chip as the processor 407.

The illustrated processor 407 includes a plurality of cores 460A-460D,each with a translation lookaside buffer 461A-461D and one or morecaches 462A-462D. The cores may include various other components forexecuting instructions and processing data which are not illustrated toavoid obscuring the underlying principles of the invention (e.g.,instruction fetch units, branch prediction units, decoders, executionunits, reorder buffers, etc.). The caches 462A-462D may comprise level 1(L1) and level 2 (L2) caches. In addition, one or more shared caches 426may be included in the caching hierarchy and shared by sets of the cores460A-460D. For example, one embodiment of the processor 407 includes 24cores, each with its own L1 cache, twelve shared L2 caches, and twelveshared L3 caches. In this embodiment, one of the L2 and L3 caches areshared by two adjacent cores. The processor 407 and the graphicsaccelerator integration module 446 connect with system memory 441, whichmay include processor memories 401-402

Coherency is maintained for data and instructions stored in the variouscaches 462A-462D, 456 and system memory 441 via inter-core communicationover a coherence bus 464. For example, each cache may have cachecoherency logic/circuitry associated therewith to communicate to overthe coherence bus 464 in response to detected reads or writes toparticular cache lines. In one implementation, a cache snooping protocolis implemented over the coherence bus 464 to snoop cache accesses. Cachesnooping/coherency techniques are well understood by those of skill inthe art and will not be described in detail here to avoid obscuring theunderlying principles of the invention.

In one embodiment, a proxy circuit 425 communicatively couples thegraphics acceleration module 446 to the coherence bus 464, allowing thegraphics acceleration module 446 to participate in the cache coherenceprotocol as a peer of the cores. In particular, an interface 435provides connectivity to the proxy circuit 425 over high-speed link 440(e.g., a PCIe bus, NVLink, etc.) and an interface 437 connects thegraphics acceleration module 446 to the link 440.

In one implementation, an accelerator integration circuit 436 providescache management, memory access, context management, and interruptmanagement services on behalf of a plurality of graphics processingengines 431, 432, N of the graphics acceleration module 446. Thegraphics processing engines 431, 432, N may each comprise a separategraphics processing unit (GPU). Alternatively, the graphics processingengines 431, 432, N may comprise different types of graphics processingengines within a GPU such as graphics execution units, media processingengines (e.g., video encoders/decoders), samplers, and blit engines. Inother words, the graphics acceleration module may be a GPU with aplurality of graphics processing engines 431-432, N or the graphicsprocessing engines 431-432, N may be individual GPUs integrated on acommon package, line card, or chip.

In one embodiment, the accelerator integration circuit 436 includes amemory management unit (MMU) 439 for performing various memorymanagement functions such as virtual-to-physical memory translations(also referred to as effective-to-real memory translations) and memoryaccess protocols for accessing system memory 441. The MMU 439 may alsoinclude a translation lookaside buffer (TLB) (not shown) for caching thevirtual/effective to physical/real address translations. In oneimplementation, a cache 438 stores commands and data for efficientaccess by the graphics processing engines 431-432, N. In one embodiment,the data stored in cache 438 and graphics memories 433-434, N is keptcoherent with the core caches 462A-462D, 456 and system memory 411. Asmentioned, this may be accomplished via proxy circuit 425 which takespart in the cache coherency mechanism on behalf of cache 438 andmemories 433-434, N (e.g., sending updates to the cache 438 related tomodifications/accesses of cache lines on processor caches 462A-462D, 456and receiving updates from the cache 438).

A set of registers 445 store context data for threads executed by thegraphics processing engines 431-432, N and a context management circuit448 manages the thread contexts. For example, the context managementcircuit 448 may perform save and restore operations to save and restorecontexts of the various threads during contexts switches (e.g., where afirst thread is saved and a second thread is stored so that the secondthread can be execute by a graphics processing engine). For example, ona context switch, the context management circuit 448 may store currentregister values to a designated region in memory (e.g., identified by acontext pointer). It may then restore the register values when returningto the context. In one embodiment, an interrupt management circuit 447receives and processes interrupts received from system devices.

In one implementation, virtual/effective addresses from a graphicsprocessing engine 431 are translated to real/physical addresses insystem memory 411 by the MMU 439. One embodiment of the acceleratorintegration circuit 436 supports multiple (e.g., 4, 8, 16) graphicsaccelerator modules 446 and/or other accelerator devices. The graphicsaccelerator module 446 may be dedicated to a single application executedon the processor 407 or may be shared between multiple applications. Inone embodiment, a virtualized graphics execution environment ispresented in which the resources of the graphics processing engines431-432, N are shared with multiple applications or virtual machines(VMs). The resources may be subdivided into “slices” which are allocatedto different VMs and/or applications based on the processingrequirements and priorities associated with the VMs and/or applications.

Thus, the accelerator integration circuit acts as a bridge to the systemfor the graphics acceleration module 446 and provides addresstranslation and system memory cache services. In addition, theaccelerator integration circuit 436 may provide virtualizationfacilities for the host processor to manage virtualization of thegraphics processing engines, interrupts, and memory management.

Because hardware resources of the graphics processing engines 431-432, Nare mapped explicitly to the real address space seen by the hostprocessor 407, any host processor can address these resources directlyusing an effective address value. One function of the acceleratorintegration circuit 436, in one embodiment, is the physical separationof the graphics processing engines 431-432, N so that they appear to thesystem as independent units.

As mentioned, in the illustrated embodiment, one or more graphicsmemories 433-434, M are coupled to each of the graphics processingengines 431-432, N, respectively. The graphics memories 433-434, M storeinstructions and data being processed by each of the graphics processingengines 431-432, N. The graphics memories 433-434, M may be volatilememories such as DRAMs (including stacked DRAMs), GDDR memory (e.g.,GDDR5, GDDR6), or HBM, and/or may be non-volatile memories such as 3DXPoint or Nano-Ram.

In one embodiment, to reduce data traffic over link 440, biasingtechniques are used to ensure that the data stored in graphics memories433-434, M is data which will be used most frequently by the graphicsprocessing engines 431-432, N and preferably not used by the cores460A-460D (at least not frequently). Similarly, the biasing mechanismattempts to keep data needed by the cores (and preferably not thegraphics processing engines 431-432, N) within the caches 462A-462D, 456of the cores and system memory 411.

FIG. 4C illustrates another embodiment in which the acceleratorintegration circuit 436 is integrated within the processor 407. In thisembodiment, the graphics processing engines 431-432, N communicatedirectly over the high-speed link 440 to the accelerator integrationcircuit 436 via interface 437 and interface 435 (which, again, may beutilize any form of bus or interface protocol). The acceleratorintegration circuit 436 may perform the same operations as thosedescribed with respect to FIG. 4B, but potentially at a higherthroughput given its close proximity to the coherency bus 462 and caches462A-462D, 426.

One embodiment supports different programming models including adedicated-process programming model (no graphics acceleration modulevirtualization) and shared programming models (with virtualization). Thelatter may include programming models which are controlled by theaccelerator integration circuit 436 and programming models which arecontrolled by the graphics acceleration module 446.

In one embodiment of the dedicated process model, graphics processingengines 431-432, N are dedicated to a single application or processunder a single operating system. The single application can funnel otherapplication requests to the graphics engines 431-432, N, providingvirtualization within a VM/partition.

In the dedicated-process programming models, the graphics processingengines 431-432, N, may be shared by multiple VM/application partitions.The shared models require a system hypervisor to virtualize the graphicsprocessing engines 431-432, N to allow access by each operating system.For single-partition systems without a hypervisor, the graphicsprocessing engines 431-432, N are owned by the operating system. In bothcases, the operating system can virtualize the graphics processingengines 431-432, N to provide access to each process or application.

For the shared programming model, the graphics acceleration module 446or an individual graphics processing engine 431-432, N selects a processelement using a process handle. In one embodiment, process elements arestored in system memory 411 and are addressable using the effectiveaddress to real address translation techniques described herein. Theprocess handle may be an implementation-specific value provided to thehost process when registering its context with the graphics processingengine 431-432, N (that is, calling system software to add the processelement to the process element linked list). The lower 16-bits of theprocess handle may be the offset of the process element within theprocess element linked list.

FIG. 4D illustrates an exemplary accelerator integration slice 490. Asused herein, a “slice” comprises a specified portion of the processingresources of the accelerator integration circuit 436. Applicationeffective address space 482 within system memory 411 stores processelements 483. In one embodiment, the process elements 483 are stored inresponse to GPU invocations 481 from applications 480 executed on theprocessor 407. A process element 483 contains the process state for thecorresponding application 480. A work descriptor (WD) 484 contained inthe process element 483 can be a single job requested by an applicationor may contain a pointer to a queue of jobs. In the latter case, the WD484 is a pointer to the job request queue in the application's addressspace 482.

The graphics acceleration module 446 and/or the individual graphicsprocessing engines 431-432, N can be shared by all or a subset of theprocesses in the system. Embodiments of the invention include aninfrastructure for setting up the process state and sending a WD 484 toa graphics acceleration module 446 to start a job in a virtualizedenvironment.

In one implementation, the dedicated-process programming model isimplementation-specific. In this model, a single process owns thegraphics acceleration module 446 or an individual graphics processingengine 431. Because the graphics acceleration module 446 is owned by asingle process, the hypervisor initializes the accelerator integrationcircuit 436 for the owning partition and the operating systeminitializes the accelerator integration circuit 436 for the owningprocess at the time when the graphics acceleration module 446 isassigned.

In operation, a WD fetch unit 491 in the accelerator integration slice490 fetches the next WD 484 which includes an indication of the work tobe done by one of the graphics processing engines of the graphicsacceleration module 446. Data from the WD 484 may be stored in registers445 and used by the MMU 439, interrupt management circuit 447 and/orcontext management circuit 446 as illustrated. For example, oneembodiment of the MMU 439 includes segment/page walk circuitry foraccessing segment/page tables 486 within the OS virtual address space485. The interrupt management circuit 447 may process interrupt events492 received from the graphics acceleration module 446. When performinggraphics operations, an effective address 493 generated by a graphicsprocessing engine 431-432, N is translated to a real address by the MMU439.

In one embodiment, the same set of registers 445 are duplicated for eachgraphics processing engine 431-432, N and/or graphics accelerationmodule 446 and may be initialized by the hypervisor or operating system.Each of these duplicated registers may be included in an acceleratorintegration slice 490. Exemplary registers that may be initialized bythe hypervisor are shown in Table 1.

TABLE 1 Hypervisor Initialized Registers 1 Slice Control Register 2 RealAddress (RA) Scheduled Processes Area Pointer 3 Authority Mask OverrideRegister 4 Interrupt Vector Table Entry Offset 5 Interrupt Vector TableEntry Limit 6 State Register 7 Logical Partition ID 8 Real address (RA)Hypervisor Accelerator Utilization Record Pointer 9 Storage DescriptionRegister

Exemplary registers that may be initialized by the operating system areshown in Table 2.

TABLE 2 Operating System Initialized Registers 1 Process and ThreadIdentification 2 Effective Address (EA) Context Save/Restore Pointer 3Virtual Address (VA) Accelerator Utilization Record Pointer 4 VirtualAddress (VA) Storage Segment Table Pointer 5 Authority Mask 6 Workdescriptor

In one embodiment, each WD 484 is specific to a particular graphicsacceleration module 446 and/or graphics processing engine 431-432, N. Itcontains all the information a graphics processing engine 431-432, Nrequires to do its work or it can be a pointer to a memory locationwhere the application has set up a command queue of work to becompleted.

FIG. 4E illustrates additional details for one embodiment of a sharedmodel. This embodiment includes a hypervisor real address space 498 inwhich a process element list 499 is stored. The hypervisor real addressspace 498 is accessible via a hypervisor 496 which virtualizes thegraphics acceleration module engines for the operating system 495.

The shared programming models allow for all or a subset of processesfrom all or a subset of partitions in the system to use a graphicsacceleration module 446. There are two programming models where thegraphics acceleration module 446 is shared by multiple processes andpartitions: time-sliced shared and graphics directed shared.

In this model, the system hypervisor 496 owns the graphics accelerationmodule 446 and makes its function available to all operating systems495. For a graphics acceleration module 446 to support virtualization bythe system hypervisor 496, the graphics acceleration module 446 mayadhere to the following requirements: 1) An application's job requestmust be autonomous (that is, the state does not need to be maintainedbetween jobs), or the graphics acceleration module 446 must provide acontext save and restore mechanism. 2) An application's job request isguaranteed by the graphics acceleration module 446 to complete in aspecified amount of time, including any translation faults, or thegraphics acceleration module 446 provides the ability to preempt theprocessing of the job. 3) The graphics acceleration module 446 must beguaranteed fairness between processes when operating in the directedshared programming model.

In one embodiment, for the shared model, the application 480 is requiredto make an operating system 495 system call with a graphics accelerationmodule 446 type, a work descriptor (WD), an authority mask register(AMR) value, and a context save/restore area pointer (CSRP). Thegraphics acceleration module 446 type describes the targetedacceleration function for the system call. The graphics accelerationmodule 446 type may be a system-specific value. The WD is formattedspecifically for the graphics acceleration module 446 and can be in theform of a graphics acceleration module 446 command, an effective addresspointer to a user-defined structure, an effective address pointer to aqueue of commands, or any other data structure to describe the work tobe done by the graphics acceleration module 446. In one embodiment, theAMR value is the AMR state to use for the current process. The valuepassed to the operating system is similar to an application setting theAMR. If the accelerator integration circuit 436 and graphicsacceleration module 446 implementations do not support a User AuthorityMask Override Register (UAMOR), the operating system may apply thecurrent UAMOR value to the AMR value before passing the AMR in thehypervisor call. The hypervisor 496 may optionally apply the currentAuthority Mask Override Register (AMOR) value before placing the AMRinto the process element 483. In one embodiment, the CSRP is one of theregisters 445 containing the effective address of an area in theapplication's address space 482 for the graphics acceleration module 446to save and restore the context state. This pointer is optional if nostate is required to be saved between jobs or when a job is preempted.The context save/restore area may be pinned system memory.

Upon receiving the system call, the operating system 495 may verify thatthe application 480 has registered and been given the authority to usethe graphics acceleration module 446. The operating system 495 thencalls the hypervisor 496 with the information shown in Table 3.

TABLE 3 OS to Hypervisor Call Parameters 1 A work descriptor (WD) 2 AnAuthority Mask Register (AMR) value (potentially masked). 3 An effectiveaddress (EA) Context Save/Restore Area Pointer (CSRP) 4 A process ID(PID) and optional thread ID (TID) 5 A virtual address (VA) acceleratorutilization record pointer (AURP) 6 The virtual address of the storagesegment table pointer (SSTP) 7 A logical interrupt service number (LISN)

Upon receiving the hypervisor call, the hypervisor 496 verifies that theoperating system 495 has registered and been given the authority to usethe graphics acceleration module 446. The hypervisor 496 then puts theprocess element 483 into the process element linked list for thecorresponding graphics acceleration module 446 type. The process elementmay include the information shown in Table 4.

TABLE 4 Process Element Information 1 A work descriptor (WD) 2 AnAuthority Mask Register (AMR) value (potentially masked). 3 An effectiveaddress (EA) Context Save/Restore Area Pointer (CSRP) 4 A process ID(PID) and optional thread ID (TID) 5 A virtual address (VA) acceleratorutilization record pointer (AURP) 6 The virtual address of the storagesegment table pointer (SSTP) 7 A logical interrupt service number (LISN)8 Interrupt vector table, derived from the hypervisor call parameters. 9A state register (SR) value 10 A logical partition ID (LPID) 11 A realaddress (RA) hypervisor accelerator utilization record pointer 12 TheStorage Descriptor Register (SDR)

In one embodiment, the hypervisor initializes a plurality of acceleratorintegration slice 490 registers 445.

As illustrated in FIG. 4F, one embodiment of the invention employs aunified memory addressable via a common virtual memory address spaceused to access the physical processor memories 401-402 and GPU memories420-423. In this implementation, operations executed on the GPUs 410-413utilize the same virtual/effective memory address space to access theprocessors memories 401-402 and vice versa, thereby simplifyingprogrammability. In one embodiment, a first portion of thevirtual/effective address space is allocated to the processor memory401, a second portion to the second processor memory 402, a thirdportion to the GPU memory 420, and so on. The entire virtual/effectivememory space (sometimes referred to as the effective address space) isthereby distributed across each of the processor memories 401-402 andGPU memories 420-423, allowing any processor or GPU to access anyphysical memory with a virtual address mapped to that memory.

In one embodiment, bias/coherence management circuitry 494A-494E withinone or more of the MMUs 439A-439E ensures cache coherence between thecaches of the host processors (e.g., 405) and the GPUs 410-413 and alsoimplements biasing techniques indicating the physical memories in whichcertain types of data should be stored. While multiple instances ofbias/coherence management circuitry 494A-494E are illustrated in FIG.4F, the bias/coherence circuitry may be implemented within the MMU ofone or more host processors 405 and/or within the acceleratorintegration circuit 436.

One embodiment allows GPU-attached memory 420-423 to be mapped as partof system memory, and accessed using shared virtual memory (SVM)technology, but without suffering the typical performance drawbacksassociated with full system cache coherence. The ability to GPU-attachedmemory 420-423 to be accessed as system memory without onerous cachecoherence overhead provides a beneficial operating environment for GPUoffload. This arrangement allows the host processor 405 software tosetup operands and access computation results, without the overhead oftradition I/O DMA data copies. Such traditional copies involve drivercalls, interrupts and memory mapped I/O (MMIO) accesses that are allinefficient relative to simple memory accesses. At the same time, theability to access GPU attached memory 420-423 without cache coherenceoverheads can be critical to the execution time of an offloadedcomputation. In cases with substantial streaming write memory traffic,for example, cache coherence overhead can significantly reduce theeffective write bandwidth seen by a GPU 410-413. The efficiency ofoperand setup, the efficiency of results access, and the efficiency ofGPU computation all play a role in determining the effectiveness of GPUoffload.

In one implementation, the selection of between GPU bias and hostprocessor bias is driven by a bias tracker data structure. A bias tablemay be used, for example, which may be a page-granular structure (i.e.,controlled at the granularity of a memory page) that includes 1 or 2bits per GPU-attached memory page. The bias table may be implemented ina stolen memory range of one or more GPU-attached memories 420-423, withor without a bias cache in the GPU 410-413 (e.g., to cachefrequently/recently used entries of the bias table). Alternatively, theentire bias table may be maintained within the GPU.

In one implementation, the bias table entry associated with each accessto the GPU-attached memory 420-423 is accessed prior the actual accessto the GPU memory, causing the following operations. First, localrequests from the GPU 410-413 that find their page in GPU bias areforwarded directly to a corresponding GPU memory 420-423. Local requestsfrom the GPU that find their page in host bias are forwarded to theprocessor 405 (e.g., over a high speed link as discussed above). In oneembodiment, requests from the processor 405 that find the requested pagein host processor bias complete the request like a normal memory read.Alternatively, requests directed to a GPU-biased page may be forwardedto the GPU 410-413. The GPU may then transition the page to a hostprocessor bias if it is not currently using the page.

The bias state of a page can be changed either by a software-basedmechanism, a hardware-assisted software-based mechanism, or, for alimited set of cases, a purely hardware-based mechanism.

One mechanism for changing the bias state employs an API call (e.g.OpenCL), which, in turn, calls the GPU's device driver which, in turn,sends a message (or enqueues a command descriptor) to the GPU directingit to change the bias state and, for some transitions, perform a cacheflushing operation in the host. The cache flushing operation is requiredfor a transition from host processor 405 bias to GPU bias, but is notrequired for the opposite transition.

In one embodiment, cache coherency is maintained by temporarilyrendering GPU-biased pages uncacheable by the host processor 405. Inorder to access these pages, the processor 405 may request access fromthe GPU 410 which may or may not grant access right away, depending onthe implementation. Thus, to reduce communication between the processor405 and GPU 410 it is beneficial to ensure that GPU-biased pages arethose which are required by the GPU but not the host processor 405 andvice versa.

Graphics Processing Pipeline

FIG. 5 is a conceptual diagram of a graphics processing pipeline 500,according to an embodiment. In one embodiment a graphics processor canimplement the illustrated graphics processing pipeline 500. The graphicsprocessor can be included within the parallel processing subsystems asdescribed herein, such as the parallel processor 200 of FIG. 2, which,in one embodiment, is a variant of the parallel processor(s) 112 ofFIG. 1. The various parallel processing systems can implement thegraphics processing pipeline 500 via one or more instances of theparallel processing unit (e.g., parallel processing unit 202 of FIG. 2)as described herein. For example, a shader unit (e.g., graphicsmultiprocessor 234 of FIG. 3) may be configured to perform the functionsof one or more of a vertex processing unit 504, a tessellation controlprocessing unit 508, a tessellation evaluation processing unit 512, ageometry processing unit 516, and a fragment/pixel processing unit 524.The functions of data assembler 502, primitive assemblers 506, 514, 518,tessellation unit 510, rasterizer 522, and raster operations unit 526may also be performed by other processing engines within a processingcluster (e.g., processing cluster 214 of FIG. 3) and a correspondingpartition unit (e.g., partition unit 220A-220N of FIG. 2). Alternately,the graphics processing pipeline 500 may be implemented using dedicatedprocessing units for one or more functions. In one embodiment, one ormore portions of the graphics processing pipeline 500 can be performedin by a parallel processing logic within a general purpose processor(e.g., CPU). In one embodiment, one or more portions of the graphicsprocessing pipeline 500 can access on-chip memory (e.g., parallelprocessor memory 222 as in FIG. 2) via a memory interface 528, which maybe an instance of the memory interface 218 of FIG. 2.

In one embodiment the data assembler 502 is a processing unit thatcollects vertex data for high-order surfaces, primitives, etc., andoutputs the vertex data, including the vertex attributes, to the vertexprocessing unit 504. The vertex processing unit 504 is a programmableexecution unit that is configured to execute vertex shader programs,lighting and transforming vertex data as specified by the vertex shaderprograms. For example, vertex processing unit 504 may be programmed totransform the vertex data from an object-based coordinate representation(object space) to an alternatively based coordinate system such as worldspace or normalized device coordinates (NDC) space. Vertex processingunit 504 may read data that is stored in cache, local or system memoryfor use in processing the vertex data.

A first instance of a primitive assembler 506 receives vertex attributesfrom the vertex processing unit 504, reading stored vertex attributes asneeded, and constructs graphics primitives for processing bytessellation control processing unit 508, where the graphics primitivesinclude triangles, line segments, points, patches, and so forth, assupported by various graphics processing application programminginterfaces (APIs).

The tessellation control processing unit 508 treats the input verticesas control points for a geometric patch and transforms these controlpoints from the patch's input representation, often called the patch'sbasis, into a representation suitable for efficient surface evaluationby the tessellation evaluation processing unit 512. The tessellationcontrol processing unit 508 also computes tessellation factors for edgesof geometric patches. A tessellation factor applies to a single edge andquantifies a view-dependent level of detail associated with the edge. Atessellation unit 510 is configured to receive the tessellation factorsfor edges of a patch and to tessellate the patch into multiple geometricprimitives such as line, triangle, or quadrilateral primitives, whichare transmitted to a tessellation evaluation processing unit 512. Thetessellation evaluation processing unit 512 operates on parameterizedcoordinates of the subdivided patch to generate a surface representationand vertex attributes for each vertex associated with the geometricprimitives.

A second instance of a primitive assembler 514 receives vertexattributes from the tessellation evaluation processing unit 512, readingstored vertex attributes as needed, and constructs graphics primitivesfor processing by the geometry processing unit 516. The geometryprocessing unit 516 is a programmable execution unit that is configuredto execute geometry shader programs, transforming graphics primitivesreceived from primitive assembler 514 as specified by the geometryshader programs. For example, the geometry processing unit 516 may beprogrammed to subdivide the graphics primitives into one or more newgraphics primitives and calculate parameters, such as plane equationcoefficients, that are used to rasterize the new graphics primitives.

In some embodiments the geometry processing unit 516 may also add ordelete elements in the geometry stream. Geometry processing unit 516outputs the parameters and vertices specifying new graphics primitivesto primitive assembler 518, which receives the parameters and verticesfrom the geometry processing unit 516, reading stored vertex attributes,as needed, and constructs graphics primitives for processing by aviewport scale, cull, and clip unit 520. The geometry processing unit516 may read data that is stored in parallel processor memory or systemmemory for use in processing the geometry data. The viewport scale,cull, and clip unit 520 performs clipping, culling, and viewport scalingand outputs processed graphics primitives to a rasterizer 522.

The rasterizer 522 scan converts the new graphics primitives and outputsfragment and coverage data to the fragment/pixel processing unit 524.Additionally, the rasterizer 522 may be configured to perform z cullingand other z-based optimizations.

The fragment/pixel processing unit 524 is a programmable execution unitthat is configured to execute fragment shader programs or pixel shaderprograms. The fragment/pixel processing unit 524 transforming fragmentsor pixels received from rasterizer 522, as specified by the fragment orpixel shader programs. For example, the fragment/pixel processing unit524 may be programmed to perform operations such as perspectivecorrection, texture mapping, shading, blending, and the like, to produceshaded fragments or pixels that are output to raster operations unit526. The fragment/pixel processing unit 524 may read data that is storedin parallel processor memory or system memory for use in processing thefragment data. Fragment or pixel shader programs may be configured toshade at the sample, pixel, tile, or other granularity, depending on theprogrammed sampling rate.

The raster operations unit 526 is a processing unit that performs rasteroperations, such as stencil, z test, blending, and the like, and outputspixel data as processed graphics data for storage in graphics memory.The processed graphics data may be stored in graphics memory, e.g.,parallel processor memory 222 as in FIG. 2, and/or system memory 104 asin FIG. 1, for display on one of the one or more display device(s) 110or for further processing by one of the one or more processor(s) 102 orparallel processor(s) 112. In some embodiments the raster operationsunit 526 is configured to compress z or color data that is written tomemory and decompress z or color data that is read from memory.

Memory Access Compression Using Clear Code for Tile Pixels

A graphics processor can track cached shader data to determine if thesurface associated with the shader has been cleared or contains pixeldata. When a page of a surface is cleared a bit can be set in the pagetable entry for the page indicating that the page is clear. A clearcolor can also be stored for the page to indicate the clear color forthe page. During the virtual to physical memory translation for thepage, the GPU can determine if the page is clear. If the page is clear,the clear color for the page can be retrieved from the page table entry.A memory access can be avoided for clear pages by checking the TLB entryfor the page. If clear, read clear value from TLB.

FIG. 6 illustrates a memory surface 600 for use by a graphics orientedparallel processor, according to an embodiment. A surface “clear color”represents a single color that has been determined to represent thecolor associated with a blank surface or blank region of a surface. Agraphics processor can perform a clear operation on the surface 600 or aregion of the surface 600 to set the entire surface or region to asingle clear color.

The surface 600 can include a first region 611 that has been cleared toa clear color by the graphics processor. A second region 615 of thesurface can contain data that has been rendered by the graphicsprocessor. A third region 617 of the surface can also be cleared to theclear color. The clearing of the third region 617 creates a fourthregion 613 that represents a cleared portion of the second region 615.

In one embodiment separate metadata can be maintained for the multipleregions of the surface 600. For example, metadata (A) for the surfacecan be set to a value that indicates that the first region 611 is clear(e.g., 0). Metadata (B) can be set to a value that indicates that thesecond region 615 contains rendered data (e.g., 1). Metadata (C) can beset to the clear value to indicate that the third region 617 is clear.Metadata (D) can also be set to the clear value to indicate that thefourth region 613 is clear.

FIG. 7 is a block diagram illustrating a computing system 700 includingvirtual to physical address translation logic, according to anembodiment. The computing system 700 is similar to the computing system100 of FIG. 1 and includes system memory 710 coupled with a processor720 and a parallel processor 730 via a memory hub 705. The computingsystem 700 is configured to store clear status and clear color dataalong with virtual to physical memory address translation data to bypassmemory accesses for memory pages that store clear data.

In one embodiment the parallel processor 730 includes multiple pipelinesincluding a pixel pipeline 731, depth pipeline 734, and an unorderedaccess view (UAV) pipeline 737. Each of the multiple pipelines can beconfigured to perform one or more tile-based rendering techniques,including tile based deferred rendering or tile based immediate moderendering. The pixel pipeline 731 is configured to process shaderprograms that output pixel color data to a render target 742 within thelocal memory 740. The depth pipeline 734 outputs depth data to a depthbuffer 744 in the local memory 740. The depth pipeline 734 can alsoperform occlusion culling operations to remove objects from therendering pipeline before those objects are shaded by the pixel pipeline731. The pixel pipeline 731 and depth pipeline 734 generate pixel anddepth data for geometric objects in the order in which the objects aresubmitted to the parallel processor 730. The UAV pipeline 737 generatesunordered output to a UAV target 746 in local memory 740. The UAV target746 is a UAV resource including, but not limited to a buffer, texture,or a texture array, that is directly connected to a shader and areprocessed without regard to the order of triangles being rendered.Additionally, the UAV pipeline 737 can execute compute shaders forgeneral purpose computation and output compute shader results to the UAVtarget 746. Access to the UAV target 746 is unordered in the sense thatthe API does not guarantee accesses to become visible in any particularorder.

Each pipeline in the parallel processor 730 includes at least one cachememory 732, 735, 738 to store instructions and/or data that is read fromlocal memory 740 and/or system memory 710. The data may be accessedusing virtual addresses. The virtual to physical address translation isperformed based on one or more page tables stored in memory, such as thepage table(s) 712 in system memory 710 and the page table(s) 748 inlocal memory 740. The processor 720 also include at least one cachememory 724 to store instructions and/or data retrieved from the systemmemory 710. This data may also be accessed using virtual memoryaddresses, where the virtual memory address translation is performedbased on one or more page table(s) 712 in system memory 710.

Page table data can be cached in TLBs. The processor 720 can include aTLB 722 to cache data from the page table(s) 712 in system memory 710.In one embodiment each of the pipelines of the parallel processor 730can include a separate TLB. For example, the pixel pipeline 731 caninclude TLB 733 to cache page table data. The depth pipeline 734 caninclude TLB 736 to cache page table data. The UAV pipeline 737 caninclude TLB 739 to cache page table data. While the pipelines areillustrated having separate TLBs, in one embodiment one or morepipelines can also share a TLB. For example, the pixel pipeline 731 andthe depth pipeline 734 can share one or more of TLB 733 or TLB 736. Thepage table data cached in any of the TLBs of the parallel processor 730can include page table data from the page table(s) 748 to performaddress translation for data in the local memory 740 or the pagetable(s) 712 to perform address translation for data in the systemmemory 710.

While a pipeline-cache-TLB arrangement is illustrated in FIG. 7,embodiments are not limited to such arrangement, as the techniquesdescribed herein are applicable to any TLB arrangement. In oneembodiment a pipeline-TLB-cache configuration can be used. In oneembodiment a shared last level cache is positioned before the localmemory 740 to enable improved data sharing among the execution resourcesassociated with the multiple processing pipelines of the parallelprocessor 730. Furthermore, the techniques described herein are notlimited to any specific TLB architecture, excepting that the memory tostore page table entries within the TLB is extended to include clearstatus and clear color. In one embodiment the various TLBs of theparallel processor (TLB 733, TLB 736, TLB 739) are adapted to store apage table entry format that includes clear status and clear color foreach page of a surface to be processed by any of the multiple pipelinesof the parallel processor 730. In one embodiment the TLB 722 of theprocessor 720 is also be adapted to store clear color status and clearcolor data for page table entries within the page table(s) 712 of systemmemory 710, although the processor 720 may or may not make use of suchdata.

FIG. 8 is a block diagram illustrating virtual to physical addresstranslation logic 800 configured to track clear data, according to anembodiment. A memory 810 and associated page table 812 is illustrated.The memory 810 can be system memory or local memory within the parallelprocessor or GPGPU 830. The parallel processor/GPGPU 830, which can be avariant of the parallel processor 740 of FIG. 7, can include a TLB 832,which can be any of TLB 733, TLB 736, and/or TLB 739 of FIG. 7. The TLB832 can be one of multiple TLBs within the parallel processor/GPGPU 830.

A single level page table for a single process is illustrated so as notto obscure the details associated with an embodiment. It will beunderstood that the concepts described also apply to page table entriesfor multi-level and per-process page tables. For example, in multi-levelpage tables, a page table directory can reference a page table entry andthe page table entry can store clear status and clear color informationfor the page referenced by the page table entry. Additionally, the pagetable data for each process can include clear status or clear colordata.

The TLB 830 can cache page table entries from the page table 812. Anexemplary page table entry 820 is shown in which a physical page number824 associated with a physical address is stored at an index associatedwith a tag 822, which in one embodiment is a virtual page number (VPN)associated with a virtual address. In one embodiment the TLB 832 is acontent addressable memory (CAM) in which the CAM search key is avirtual address, which can be masked to reference the virtual pagenumber associated with the physical address. The search result from theCAM will be the physical page number 824 associated with the virtualaddress.

In addition to the physical page number 824, the page table entry storesadditional data including a set of flags 825, a clear/data bit (C/D826), and a clear color (CC 828). The flags 825 can include data such asprotection and status bits to indicate, for example, if the page isaccessible, if the page has been accessed, if the page may be writtento, and if the page is dirty (e.g., has been written to). The clear/databit (C/D 826) and the clear color data (CC 828) enable a cleared statusand clear color for a page to be determined without accessing surfacemetadata in memory. In one embodiment, if the clear/data bit (C/D 826)is set, the page is clear and has the clear color (CC 828). If theclear/data bit is not set, the page stores data and the memoryassociated with the page is accessed to determine the color for eachpixel stored within the page. Storing clear color data in the page tableentry enables a per-page or per-tile clear color while maintaining highperformance for clear operations, as opposed to a per-surface clearcolor stored in memory or a global register-based clear color.

The size and format of the clear color (CC 828) can vary amongembodiments. In one embodiment the clear color is a 32-bit ARGB colorthat can be set by the clear command associated with a 3D API. The dataformat (Integer, Float, etc.) associated with the clear color can varybased on the API. In one embodiment the clear color can be stored in acompressed format using lossless compression. In one embodiment toreduce the amount of hardware required to implement the TLB, a limitedsubset of clear colors can be supported using the TLB clear colormechanism and the API can be extended to enable a fast clear, where thefast clear is limited to a subset of clear colors that may be stored ina reduced amount of memory in the TLB.

In various embodiments, alternate configurations may be enabled to storeclear color status or clear color data. For example, in one embodiment aclear/data status (C/D 826) can be stored in the page table entry 820and the clear color (CC 828) can be excluded. In this configuration,only a single additional bit is required to be added to the entries inthe page table 812 and the page table entry 820. In such configuration,based on the clear/data status (C/D 826) determined during addresstranslation, the clear color for the page can be read from a bank of oneor more hardware clear color registers 831 that can store one or moreclear colors for the parallel processor/GPGPU 830. In such embodiment, aTLB hit during address translation can bypass all memory accesses for aclear page. A TLB miss will result in a lookup in the page table 812 inmemory 810. The entry in the page table 812 can then be stored as a pagetable entry 820 in the TLB 832 and the clear/data status (826) can bedetermined. If the page is clear, the clear color can be read from oneof the clear color registers 831 that store the currently set clearcolor. In one embodiment, multiple clear colors can be stored and,instead of a clear color (CC 828), an index to an appropriate clearcolor register in the clear color registers 831 can be read. The clearcolor can then be read from the appropriate register that stores theclear color. Storing an index to a clear color register in the pagetable entry 820 can reduce the amount of additional data added to thepage table entry to the clear/data status (C/D 826) and the number ofbits required to specify an index into the clear color registers (CCregisters 831).

FIG. 9 is a flow diagram illustrating logic 900 to perform a clear colorlookup during address translation, according to an embodiment. The logic900 can be included within address translation hardware of a GPGPU asdescribed herein. The logic 900 can access a TLB entry for a virtualaddress as shown at 902. The logic 900 can then determine a clear colorstatus based on the TLB entry at 904. If the logic 900 determines thatthe address does not store a clear color at 905, such that the addressstores color, depth, or UAV data, the logic 900 can read the data frommemory at 912.

If the logic 900 determines at 905 that the address has a clear color,the logic 900 can determine if the clear color is stored in the TLBentry at 907. If the clear color is stored in the TLB entry at 907, thelogic can read the clear color from the TLB entry at 908. If the TLB isnot configured to store the clear color in the TLB entry, the logic 900can read the clear color from a clear color register at 910.

An exemplary detailed TLB control flow is illustrated in Table 1.

TABLE 1 Exemplary TLB Control flow. 1 VPN = (VirtualAddress &VPN_MASK) >> SHIFT 2 (Success, TlbEntry) = TLB_Lookup(VPN) 3 if (Success== True) // TLB Hit 4  if (CanAccess(TlbEntry.ProtectBits) == True) 5  Offset = VirtualAddress & OFFSET_MASK 6   PhysAddr = (TlbEntry.PFN <<SHIFT) | Offset 7   if (TLBEntry.ClearData == True) 8    Register =   (TLBCC=True)?TlbEntry.ClearColor : ClearColorRegister 9   else 10   Register = AccessMemory(PhysAddr) 11  else 12  RaiseException(PROTECTION_FAULT) 13 else 14  PTEAddr = PTBR + (VPN *sizeof(PTE)) 15  PTE = AccessMemory(PTEAddr) 16  if (PTE.Valid == False)17   RaiseException(SEGMENTATION_FAULT) 18  else if(CanAccess(PTE.ProtectBits) == False) 19  RaiseException(PROTECTION_FAULT) 20  else 21   TLB_Insert(VPN,PTE.PFN,PTE.CC, PTE.ProtectBits) 22   RetryInstruction( )

Table 1 illustrates an exemplary TLB control flow in which, duringaddress translation for a memory access for a surface, TLB data is usedto determine whether the address has is set to the clear color. If theaddress stores clear data, the memory read for the address can bebypassed. In one embodiment the clear color data can be read from theTLB entry. In one embodiment the clear color data is read from a clearcolor register. Data read from the clear color register can be readdirectly from the register or indirectly via an index to one of multipleclear color registers.

In one embodiment, aside from the clear/data status and clear color, theTLB algorithm operates as TLB algorithms known in the art. For example,the GPGPU hardware can extract the virtual page number (VPN) from thevirtual address (Line 1) and check if the TLB holds the translation forthis VPN (Line 2). If the TLB holds the translation, a TLB hit hasoccurred and the TLB can extract the page frame number (PFN) from therelevant TLB entry. The PFN can be concatenated that onto the offsetfrom the original virtual address to form the desired physical address(PA) (Lines 5-6) assuming protection checks do not fail (Line 4). Oncethe TLB entry is accessed, the GPGPU hardware can determine whether theaddress has clear data or has color data (Line 7). If the address hasclear data, the clear color can be read in the TLB entry if the TLBsupports storing clear color data, or the clear color can be readdirectly or indirectly from a clear color register (Line 8). Otherwise,a memory access can be performed (Line 10) to access the data.

If the GPGPU does not find the translation in the TLB, a TLB miss hasoccurred and the TLB entry is retrieved from an in-memory page table(Lines 14-21). The hardware can access the page table to find thetranslation (Lines 14-15) and if the virtual memory reference generatedby the process is valid and accessible (Lines 16, 18) the hardware canupdate the TLB with the translation (Line 21). Once the TLB is updated,the hardware can retry the memory access instruction. During the re-try,a TLB hit will occur. In one embodiment, instead of retrying theinstruction, the hardware can first determine if the TLB entryreferences an address storing clear data. If the address referencesclear data, the clear color can be read from the TLB entry or a clearcolor register and the retry can be skipped.

The techniques described can significantly reduce the need for agraphics processor pipeline to access memory where the memory storesclear color. Such techniques can also be applied during clear operationwhen a memory surface is cleared before being rendered. For example, aclear operation instead of writing to memory, can set the clear colorstatus for the memory within the page table to clear and write the clearcolor to the page table entry in the TLB or to a clear color registerfor the pipeline and/or parallel processor.

FIG. 10 is a flow diagram of logic 1000 to clear a tile of pixels,according to an embodiment. In one embodiment logic 1000 can be hardwarelogic within any parallel processor or GPGPU as described herein. In oneembodiment the logic 1000 can receive a request to clear a tile. Theclear request can be a request to clear a tile of data within a pixelpipeline render target, a depth pipeline depth buffer, or a UAV targetof a UAV pipeline. In response to the request at 1002, the logic 1000can set the clear status bits for PTE entries for the tile. The clearstatus bits can be set for the PTE entries when the PTE entries arecached within a TLB associated with the graphics pipeline. The logic1000 can determine whether the TLB supports storing clear color in theTLB entries at 1005. If the TLB entry supports storing clear color, thelogic 1000 can write the clear color to the TLB entries for the pageswithin the tile, as shown at 1008. If the TLB entries do not supportstoring the clear color, the logic 1000 can write the clear color to aclear color register at 1010. In one embodiment, a bank of clear colorregisters can be used to store multiple clear colors. The logic canwrite the specified clear color to a specific clear color register at1010 and then write the clear color register index to the TLB entry at1012.

Additional Exemplary Graphics Processing System

Details of the embodiments described above can be incorporated withingraphics processing systems and devices described below. The graphicsprocessing system and devices of FIG. 11 through FIG. 24 illustratealternative systems and graphics processing hardware that can implementany and all of the techniques described above.

Additionally Exemplary System Overview

FIG. 11 is a block diagram of a processing system 1100, according to anembodiment. In various embodiments the system 1100 includes one or moreprocessors 1102 and one or more graphics processors 1108, and may be asingle processor desktop system, a multiprocessor workstation system, ora server system having a large number of processors 1102 or processorcores 1107. In one embodiment, the system 1100 is a processing platformincorporated within a system-on-a-chip (SoC) integrated circuit for usein mobile, handheld, or embedded devices.

An embodiment of system 1100 can include, or be incorporated within aserver-based gaming platform, a game console, including a game and mediaconsole, a mobile gaming console, a handheld game console, or an onlinegame console. In some embodiments system 1100 is a mobile phone, smartphone, tablet computing device or mobile Internet device. Dataprocessing system 1100 can also include, couple with, or be integratedwithin a wearable device, such as a smart watch wearable device, smarteyewear device, augmented reality device, or virtual reality device. Insome embodiments, data processing system 1100 is a television or set topbox device having one or more processors 1102 and a graphical interfacegenerated by one or more graphics processors 1108.

In some embodiments, the one or more processors 1102 each include one ormore processor cores 1107 to process instructions which, when executed,perform operations for system and user software. In some embodiments,each of the one or more processor cores 1107 is configured to process aspecific instruction set 1109. In some embodiments, instruction set 1109may facilitate Complex Instruction Set Computing (CISC), ReducedInstruction Set Computing (RISC), or computing via a Very LongInstruction Word (VLIW). Multiple processor cores 1107 may each processa different instruction set 1109, which may include instructions tofacilitate the emulation of other instruction sets. Processor core 1107may also include other processing devices, such a Digital SignalProcessor (DSP).

In some embodiments, the processor 1102 includes cache memory 1104.Depending on the architecture, the processor 1102 can have a singleinternal cache or multiple levels of internal cache. In someembodiments, the cache memory is shared among various components of theprocessor 1102. In some embodiments, the processor 1102 also uses anexternal cache (e.g., a Level-3 (L3) cache or Last Level Cache (LLC))(not shown), which may be shared among processor cores 1107 using knowncache coherency techniques. A register file 1106 is additionallyincluded in processor 1102 which may include different types ofregisters for storing different types of data (e.g., integer registers,floating point registers, status registers, and an instruction pointerregister). Some registers may be general-purpose registers, while otherregisters may be specific to the design of the processor 1102.

In some embodiments, processor 1102 is coupled with a processor bus 1110to transmit communication signals such as address, data, or controlsignals between processor 1102 and other components in system 1100. Inone embodiment the system 1100 uses an exemplary ‘hub’ systemarchitecture, including a memory controller hub 1116 and an Input Output(I/O) controller hub 1130. A memory controller hub 1116 facilitatescommunication between a memory device and other components of system1100, while an I/O Controller Hub (ICH) 1130 provides connections to I/Odevices via a local I/O bus. In one embodiment, the logic of the memorycontroller hub 1116 is integrated within the processor.

Memory device 1120 can be a dynamic random access memory (DRAM) device,a static random access memory (SRAM) device, flash memory device,phase-change memory device, or some other memory device having suitableperformance to serve as process memory. In one embodiment the memorydevice 1120 can operate as system memory for the system 1100, to storedata 1122 and instructions 1121 for use when the one or more processors1102 executes an application or process. Memory controller hub 1116 alsocouples with an optional external graphics processor 1112, which maycommunicate with the one or more graphics processors 1108 in processors1102 to perform graphics and media operations.

In some embodiments, ICH 1130 enables peripherals to connect to memorydevice 1120 and processor 1102 via a high-speed I/O bus. The I/Operipherals include, but are not limited to, an audio controller 1146, afirmware interface 1128, a wireless transceiver 1126 (e.g., Wi-Fi,Bluetooth), a data storage device 1124 (e.g., hard disk drive, flashmemory, etc.), and a legacy I/O controller 1140 for coupling legacy(e.g., Personal System 2 (PS/2)) devices to the system. One or moreUniversal Serial Bus (USB) controllers 1142 connect input devices, suchas keyboard and mouse 1144 combinations. A network controller 1134 mayalso couple with ICH 1130. In some embodiments, a high-performancenetwork controller (not shown) couples with processor bus 1110. It willbe appreciated that the system 1100 shown is exemplary and not limiting,as other types of data processing systems that are differentlyconfigured may also be used. For example, the I/O controller hub 1130may be integrated within the one or more processor 1102, or the memorycontroller hub 1116 and I/O controller hub 1130 may be integrated into adiscreet external graphics processor, such as the external graphicsprocessor 1112.

FIG. 12 is a block diagram of an embodiment of a processor 1200 havingone or more processor cores 1202A-1202N, an integrated memory controller1214, and an integrated graphics processor 1208. Those elements of FIG.12 having the same reference numbers (or names) as the elements of anyother figure herein can operate or function in any manner similar tothat described elsewhere herein, but are not limited to such. Processor1200 can include additional cores up to and including additional core1202N represented by the dashed lined boxes. Each of processor cores1202A-1202N includes one or more internal cache units 1204A-1204N. Insome embodiments each processor core also has access to one or moreshared cached units 1206.

The internal cache units 1204A-1204N and shared cache units 1206represent a cache memory hierarchy within the processor 1200. The cachememory hierarchy may include at least one level of instruction and datacache within each processor core and one or more levels of sharedmid-level cache, such as a Level 2 (L2), Level 3 (L3), Level 4 (L4), orother levels of cache, where the highest level of cache before externalmemory is classified as the LLC. In some embodiments, cache coherencylogic maintains coherency between the various cache units 1206 and1204A-1204N.

In some embodiments, processor 1200 may also include a set of one ormore bus controller units 1216 and a system agent core 1210. The one ormore bus controller units 1216 manage a set of peripheral buses, such asone or more Peripheral Component Interconnect buses (e.g., PCI, PCIExpress). System agent core 1210 provides management functionality forthe various processor components. In some embodiments, system agent core1210 includes one or more integrated memory controllers 1214 to manageaccess to various external memory devices (not shown).

In some embodiments, one or more of the processor cores 1202A-1202Ninclude support for simultaneous multi-threading. In such embodiment,the system agent core 1210 includes components for coordinating andoperating cores 1202A-1202N during multi-threaded processing. Systemagent core 1210 may additionally include a power control unit (PCU),which includes logic and components to regulate the power state ofprocessor cores 1202A-1202N and graphics processor 1208.

In some embodiments, processor 1200 additionally includes graphicsprocessor 1208 to execute graphics processing operations. In someembodiments, the graphics processor 1208 couples with the set of sharedcache units 1206, and the system agent core 1210, including the one ormore integrated memory controllers 1214. In some embodiments, a displaycontroller 1211 is coupled with the graphics processor 1208 to drivegraphics processor output to one or more coupled displays. In someembodiments, display controller 1211 may be a separate module coupledwith the graphics processor via at least one interconnect, or may beintegrated within the graphics processor 1208 or system agent core 1210.

In some embodiments, a ring based interconnect unit 1212 is used tocouple the internal components of the processor 1200. However, analternative interconnect unit may be used, such as a point-to-pointinterconnect, a switched interconnect, or other techniques, includingtechniques well known in the art. In some embodiments, graphicsprocessor 1208 couples with the ring interconnect 1212 via an I/O link1213.

The exemplary I/O link 1213 represents at least one of multiplevarieties of I/O interconnects, including an on package I/O interconnectwhich facilitates communication between various processor components anda high-performance embedded memory module 1218, such as an eDRAM module.In some embodiments, each of the processor cores 1202A-1202N andgraphics processor 1208 use embedded memory modules 1218 as a sharedLast Level Cache.

In some embodiments, processor cores 1202A-1202N are homogenous coresexecuting the same instruction set architecture. In another embodiment,processor cores 1202A-1202N are heterogeneous in terms of instructionset architecture (ISA), where one or more of processor cores 1202A-1202Nexecute a first instruction set, while at least one of the other coresexecutes a subset of the first instruction set or a differentinstruction set. In one embodiment processor cores 1202A-1202N areheterogeneous in terms of microarchitecture, where one or more coreshaving a relatively higher power consumption couple with one or morepower cores having a lower power consumption. Additionally, processor1200 can be implemented on one or more chips or as an SoC integratedcircuit having the illustrated components, in addition to othercomponents.

FIG. 13 is a block diagram of a graphics processor 1300, which may be adiscrete graphics processing unit, or may be a graphics processorintegrated with a plurality of processing cores. In some embodiments,the graphics processor communicates via a memory mapped I/O interface toregisters on the graphics processor and with commands placed into theprocessor memory. In some embodiments, graphics processor 1300 includesa memory interface 1314 to access memory. Memory interface 1314 can bean interface to local memory, one or more internal caches, one or moreshared external caches, and/or to system memory.

In some embodiments, graphics processor 1300 also includes a displaycontroller 1302 to drive display output data to a display device 1320.Display controller 1302 includes hardware for one or more overlay planesfor the display and composition of multiple layers of video or userinterface elements. In some embodiments, graphics processor 1300includes a video codec engine 1306 to encode, decode, or transcode mediato, from, or between one or more media encoding formats, including, butnot limited to Moving Picture Experts Group (MPEG) formats such asMPEG-2, Advanced Video Coding (AVC) formats such as H.264/MPEG-4 AVC, aswell as the Society of Motion Picture & Television Engineers (SMPTE)421M/VC-1, and Joint Photographic Experts Group (JPEG) formats such asJPEG, and Motion JPEG (MJPEG) formats.

In some embodiments, graphics processor 1300 includes a block imagetransfer (BLIT) engine 1304 to perform two-dimensional (2D) rasterizeroperations including, for example, bit-boundary block transfers.However, in one embodiment, 2D graphics operations are performed usingone or more components of graphics processing engine (GPE) 1310. In someembodiments, GPE 1310 is a compute engine for performing graphicsoperations, including three-dimensional (3D) graphics operations andmedia operations.

In some embodiments, GPE 310 includes a 3D pipeline 1312 for performing3D operations, such as rendering three-dimensional images and scenesusing processing functions that act upon 3D primitive shapes (e.g.,rectangle, triangle, etc.). The 3D pipeline 1312 includes programmableand fixed function elements that perform various tasks within theelement and/or spawn execution threads to a 3D/Media sub-system 1315.While 3D pipeline 1312 can be used to perform media operations, anembodiment of GPE 1310 also includes a media pipeline 1316 that isspecifically used to perform media operations, such as videopost-processing and image enhancement.

In some embodiments, media pipeline 1316 includes fixed function orprogrammable logic units to perform one or more specialized mediaoperations, such as video decode acceleration, video de-interlacing, andvideo encode acceleration in place of, or on behalf of video codecengine 1306. In some embodiments, media pipeline 1316 additionallyincludes a thread spawning unit to spawn threads for execution on3D/Media sub-system 1315. The spawned threads perform computations forthe media operations on one or more graphics execution units included in3D/Media sub-system 1315.

In some embodiments, 3D/Media subsystem 1315 includes logic forexecuting threads spawned by 3D pipeline 1312 and media pipeline 1316.In one embodiment, the pipelines send thread execution requests to3D/Media subsystem 1315, which includes thread dispatch logic forarbitrating and dispatching the various requests to available threadexecution resources. The execution resources include an array ofgraphics execution units to process the 3D and media threads. In someembodiments, 3D/Media subsystem 1315 includes one or more internalcaches for thread instructions and data. In some embodiments, thesubsystem also includes shared memory, including registers andaddressable memory, to share data between threads and to store outputdata.

Additional Exemplary Graphics Processing Engine

FIG. 14 is a block diagram of a graphics processing engine 1410 of agraphics processor in accordance with some embodiments. In oneembodiment, the graphics processing engine (GPE) 1410 is a version ofthe GPE 1310 shown in FIG. 13. Elements of FIG. 14 having the samereference numbers (or names) as the elements of any other figure hereincan operate or function in any manner similar to that describedelsewhere herein, but are not limited to such. For example, the 3Dpipeline 1312 and media pipeline 1316 of FIG. 13 are illustrated. Themedia pipeline 1316 is optional in some embodiments of the GPE 1410 andmay not be explicitly included within the GPE 1410. For example and inat least one embodiment, a separate media and/or image processor iscoupled to the GPE 1410.

In some embodiments, GPE 1410 couples with or includes a commandstreamer 1403, which provides a command stream to the 3D pipeline 1312and/or media pipelines 1316. In some embodiments, command streamer 1403is coupled with memory, which can be system memory, or one or more ofinternal cache memory and shared cache memory. In some embodiments,command streamer 1403 receives commands from the memory and sends thecommands to 3D pipeline 1312 and/or media pipeline 1316. The commandsare directives fetched from a ring buffer, which stores commands for the3D pipeline 1312 and media pipeline 1316. In one embodiment, the ringbuffer can additionally include batch command buffers storing batches ofmultiple commands. The commands for the 3D pipeline 1312 can alsoinclude references to data stored in memory, such as but not limited tovertex and geometry data for the 3D pipeline 1312 and/or image data andmemory objects for the media pipeline 1316. The 3D pipeline 1312 andmedia pipeline 1316 process the commands and data by performingoperations via logic within the respective pipelines or by dispatchingone or more execution threads to a graphics core array 1414.

In various embodiments the 3D pipeline 1312 can execute one or moreshader programs, such as vertex shaders, geometry shaders, pixelshaders, fragment shaders, compute shaders, or other shader programs, byprocessing the instructions and dispatching execution threads to thegraphics core array 1414. The graphics core array 1414 provides aunified block of execution resources. Multi-purpose execution logic(e.g., execution units) within the graphic core array 1414 includessupport for various 3D API shader languages and can execute multiplesimultaneous execution threads associated with multiple shaders.

In some embodiments the graphics core array 1414 also includes executionlogic to perform media functions, such as video and/or image processing.In one embodiment, the execution units additionally includegeneral-purpose logic that is programmable to perform parallel generalpurpose computational operations, in addition to graphics processingoperations. The general purpose logic can perform processing operationsin parallel or in conjunction with general purpose logic within theprocessor core(s) 1107 of FIG. 11 or core 1202A-1202N as in FIG. 12.

Output data generated by threads executing on the graphics core array1414 can output data to memory in a unified return buffer (URB) 1418.The URB 1418 can store data for multiple threads. In some embodimentsthe URB 1418 may be used to send data between different threadsexecuting on the graphics core array 1414. In some embodiments the URB1418 may additionally be used for synchronization between threads on thegraphics core array and fixed function logic within the shared functionlogic 1420.

In some embodiments, graphics core array 1414 is scalable, such that thearray includes a variable number of graphics cores, each having avariable number of execution units based on the target power andperformance level of GPE 1410. In one embodiment the execution resourcesare dynamically scalable, such that execution resources may be enabledor disabled as needed.

The graphics core array 1414 couples with shared function logic 1420that includes multiple resources that are shared between the graphicscores in the graphics core array. The shared functions within the sharedfunction logic 1420 are hardware logic units that provide specializedsupplemental functionality to the graphics core array 1414. In variousembodiments, shared function logic 1420 includes but is not limited tosampler 1421, math 1422, and inter-thread communication (ITC) 1423logic. Additionally, some embodiments implement one or more cache(s)1425 within the shared function logic 1420. A shared function isimplemented where the demand for a given specialized function isinsufficient for inclusion within the graphics core array 1414. Insteada single instantiation of that specialized function is implemented as astand-alone entity in the shared function logic 1420 and shared amongthe execution resources within the graphics core array 1414. The preciseset of functions that are shared between the graphics core array 1414and included within the graphics core array 1414 varies betweenembodiments.

FIG. 15 is a block diagram of another embodiment of a graphics processor1500. Elements of FIG. 15 having the same reference numbers (or names)as the elements of any other figure herein can operate or function inany manner similar to that described elsewhere herein, but are notlimited to such.

In some embodiments, graphics processor 1500 includes a ringinterconnect 1502, a pipeline front-end 1504, a media engine 1537, andgraphics cores 1580A-1580N. In some embodiments, ring interconnect 1502couples the graphics processor to other processing units, includingother graphics processors or one or more general-purpose processorcores. In some embodiments, the graphics processor is one of manyprocessors integrated within a multi-core processing system.

In some embodiments, graphics processor 1500 receives batches ofcommands via ring interconnect 1502. The incoming commands areinterpreted by a command streamer 1503 in the pipeline front-end 1504.In some embodiments, graphics processor 1500 includes scalable executionlogic to perform 3D geometry processing and media processing via thegraphics core(s) 1580A-1580N. For 3D geometry processing commands,command streamer 1503 supplies commands to geometry pipeline 1536. Forat least some media processing commands, command streamer 1503 suppliesthe commands to a video front-end 1534, which couples with a mediaengine 1537. In some embodiments, media engine 1537 includes a VideoQuality Engine (VQE) 1530 for video and image post-processing and amulti-format encode/decode (MFX) 1533 engine to providehardware-accelerated media data encode and decode. In some embodiments,geometry pipeline 1536 and media engine 1537 each generate executionthreads for the thread execution resources provided by at least onegraphics core 1580A.

In some embodiments, graphics processor 1500 includes scalable threadexecution resources featuring modular cores 1580A-1580N (sometimesreferred to as core slices), each having multiple sub-cores 1550A-550N,1560A-1560N (sometimes referred to as core sub-slices). In someembodiments, graphics processor 1500 can have any number of graphicscores 1580A through 1580N. In some embodiments, graphics processor 1500includes a graphics core 1580A having at least a first sub-core 1550Aand a second sub-core 1560A. In other embodiments, the graphicsprocessor is a low power processor with a single sub-core (e.g., 1550A).In some embodiments, graphics processor 1500 includes multiple graphicscores 1580A-1580N, each including a set of first sub-cores 1550A-1550Nand a set of second sub-cores 1560A-1560N. Each sub-core in the set offirst sub-cores 1550A-1550N includes at least a first set of executionunits 1552A-1552N and media/texture samplers 1554A-1554N. Each sub-corein the set of second sub-cores 1560A-1560N includes at least a secondset of execution units 1562A-1562N and samplers 1564A-1564N. In someembodiments, each sub-core 1550A-1550N, 1560A-1560N shares a set ofshared resources 1570A-1570N. In some embodiments, the shared resourcesinclude shared cache memory and pixel operation logic. Other sharedresources may also be included in the various embodiments of thegraphics processor.

Additional Exemplary Execution Units

FIG. 16 illustrates thread execution logic 1600 including an array ofprocessing elements employed in some embodiments of a GPE. Elements ofFIG. 16 having the same reference numbers (or names) as the elements ofany other figure herein can operate or function in any manner similar tothat described elsewhere herein, but are not limited to such.

In some embodiments, thread execution logic 1600 includes a shaderprocessor 1602, a thread dispatcher 1604, instruction cache 1606, ascalable execution unit array including a plurality of execution units1608A-1608N, a sampler 1610, a data cache 1612, and a data port 1614. Inone embodiment the scalable execution unit array can dynamically scaleby enabling or disabling one or more execution units (e.g., any ofexecution unit 1608A, 1608B, 1608C, 1608D, through 1608N−1 and 1608N)based on the computational requirements of a workload. In one embodimentthe included components are interconnected via an interconnect fabricthat links to each of the components. In some embodiments, threadexecution logic 1600 includes one or more connections to memory, such assystem memory or cache memory, through one or more of instruction cache1606, data port 1614, sampler 1610, and execution units 1608A-1608N. Insome embodiments, each execution unit (e.g. 1608A) is a stand-aloneprogrammable general purpose computational unit that is capable ofexecuting multiple simultaneous hardware threads while processingmultiple data elements in parallel for each thread. In variousembodiments, the array of execution units 1608A-1608N is scalable toinclude any number individual execution units.

In some embodiments, the execution units 1608A-1608N are primarily usedto execute shader programs. A shader processor 1602 can process thevarious shader programs and dispatch execution threads associated withthe shader programs via a thread dispatcher 1604. In one embodiment thethread dispatcher includes logic to arbitrate thread initiation requestsfrom the graphics and media pipelines and instantiate the requestedthreads on one or more execution unit in the execution units1608A-1608N. For example, the geometry pipeline (e.g., 1536 of FIG. 15)can dispatch vertex, tessellation, or geometry shaders to the threadexecution logic 1600 (FIG. 16) for processing. In some embodiments,thread dispatcher 1604 can also process runtime thread spawning requestsfrom the executing shader programs.

In some embodiments, the execution units 1608A-1608N support aninstruction set that includes native support for many standard 3Dgraphics shader instructions, such that shader programs from graphicslibraries (e.g., Direct 3D and OpenGL) are executed with a minimaltranslation. The execution units support vertex and geometry processing(e.g., vertex programs, geometry programs, vertex shaders), pixelprocessing (e.g., pixel shaders, fragment shaders) and general-purposeprocessing (e.g., compute and media shaders). Each of the executionunits 1608A-1608N is capable of multi-issue single instruction multipledata (SIMD) execution and multi-threaded operation enables an efficientexecution environment in the face of higher latency memory accesses.Each hardware thread within each execution unit has a dedicatedhigh-bandwidth register file and associated independent thread-state.Execution is multi-issue per clock to pipelines capable of integer,single and double precision floating point operations, SIMD branchcapability, logical operations, transcendental operations, and othermiscellaneous operations. While waiting for data from memory or one ofthe shared functions, dependency logic within the execution units1608A-1608N causes a waiting thread to sleep until the requested datahas been returned. While the waiting thread is sleeping, hardwareresources may be devoted to processing other threads. For example,during a delay associated with a vertex shader operation, an executionunit can perform operations for a pixel shader, fragment shader, oranother type of shader program, including a different vertex shader.

Each execution unit in execution units 1608A-1608N operates on arrays ofdata elements. The number of data elements is the “execution size,” orthe number of channels for the instruction. An execution channel is alogical unit of execution for data element access, masking, and flowcontrol within instructions. The number of channels may be independentof the number of physical Arithmetic Logic Units (ALUs) or FloatingPoint Units (FPUs) for a particular graphics processor. In someembodiments, execution units 1608A-1608N support integer andfloating-point data types.

The execution unit instruction set includes SIMD instructions. Thevarious data elements can be stored as a packed data type in a registerand the execution unit will process the various elements based on thedata size of the elements. For example, when operating on a 256-bit widevector, the 256 bits of the vector are stored in a register and theexecution unit operates on the vector as four separate 64-bit packeddata elements (Quad-Word (QW) size data elements), eight separate 32-bitpacked data elements (Double Word (DW) size data elements), sixteenseparate 16-bit packed data elements (Word (W) size data elements), orthirty-two separate 8-bit data elements (byte (B) size data elements).However, different vector widths and register sizes are possible.

One or more internal instruction caches (e.g., 1606) are included in thethread execution logic 1600 to cache thread instructions for theexecution units. In some embodiments, one or more data caches (e.g.,1612) are included to cache thread data during thread execution. In someembodiments, a sampler 1610 is included to provide texture sampling for3D operations and media sampling for media operations. In someembodiments, sampler 1610 includes specialized texture or media samplingfunctionality to process texture or media data during the samplingprocess before providing the sampled data to an execution unit.

During execution, the graphics and media pipelines send threadinitiation requests to thread execution logic 1600 via thread spawningand dispatch logic. Once a group of geometric objects has been processedand rasterized into pixel data, pixel processor logic (e.g., pixelshader logic, fragment shader logic, etc.) within the shader processor1602 is invoked to further compute output information and cause resultsto be written to output surfaces (e.g., color buffers, depth buffers,stencil buffers, etc.). In some embodiments, a pixel shader or fragmentshader calculates the values of the various vertex attributes that areto be interpolated across the rasterized object. In some embodiments,pixel processor logic within the shader processor 1602 then executes anapplication programming interface (API)-supplied pixel or fragmentshader program. To execute the shader program, the shader processor 1602dispatches threads to an execution unit (e.g., 1608A) via threaddispatcher 1604. In some embodiments, pixel shader 1602 uses texturesampling logic in the sampler 1610 to access texture data in texturemaps stored in memory. Arithmetic operations on the texture data and theinput geometry data compute pixel color data for each geometricfragment, or discards one or more pixels from further processing.

In some embodiments, the data port 1614 provides a memory accessmechanism for the thread execution logic 1600 output processed data tomemory for processing on a graphics processor output pipeline. In someembodiments, the data port 1614 includes or couples to one or more cachememories (e.g., data cache 1612) to cache data for memory access via thedata port.

FIG. 17 is a block diagram illustrating a graphics processor instructionformats 1700 according to some embodiments. In one or more embodiment,the graphics processor execution units support an instruction set havinginstructions in multiple formats. The solid lined boxes illustrate thecomponents that are generally included in an execution unit instruction,while the dashed lines include components that are optional or that areonly included in a sub-set of the instructions. In some embodiments,instruction format 1700 described and illustrated aremacro-instructions, in that they are instructions supplied to theexecution unit, as opposed to micro-operations resulting frominstruction decode once the instruction is processed.

In some embodiments, the graphics processor execution units nativelysupport instructions in a 128-bit instruction format 1710. A 64-bitcompacted instruction format 1730 is available for some instructionsbased on the selected instruction, instruction options, and number ofoperands. The native 128-bit instruction format 710 provides access toall instruction options, while some options and operations arerestricted in the 64-bit format 1730. The native instructions availablein the 64-bit format 1730 vary by embodiment. In some embodiments, theinstruction is compacted in part using a set of index values in an indexfield 1713. The execution unit hardware references a set of compactiontables based on the index values and uses the compaction table outputsto reconstruct a native instruction in the 128-bit instruction format1710.

For each format, instruction opcode 1712 defines the operation that theexecution unit is to perform. The execution units execute eachinstruction in parallel across the multiple data elements of eachoperand. For example, in response to an add instruction the executionunit performs a simultaneous add operation across each color channelrepresenting a texture element or picture element. By default, theexecution unit performs each instruction across all data channels of theoperands. In some embodiments, instruction control field 1714 enablescontrol over certain execution options, such as channels selection(e.g., predication) and data channel order (e.g., swizzle). Forinstructions in the 128-bit instruction format 1710 an exec-size field1716 limits the number of data channels that will be executed inparallel. In some embodiments, exec-size field 1716 is not available foruse in the 64-bit compact instruction format 1730.

Some execution unit instructions have up to three operands including twosource operands, src0 1720, src1 1722, and one destination 1718. In someembodiments, the execution units support dual destination instructions,where one of the destinations is implied. Data manipulation instructionscan have a third source operand (e.g., SRC2 1724), where the instructionopcode 1712 determines the number of source operands. An instruction'slast source operand can be an immediate (e.g., hard-coded) value passedwith the instruction.

In some embodiments, the 128-bit instruction format 1710 includes anaccess/address mode field 1726 specifying, for example, whether directregister addressing mode or indirect register addressing mode is used.When direct register addressing mode is used, the register address ofone or more operands is directly provided by bits in the instruction.

In some embodiments, the 128-bit instruction format 1710 includes anaccess/address mode field 1726, which specifies an address mode and/oran access mode for the instruction. In one embodiment the access mode isused to define a data access alignment for the instruction. Someembodiments support access modes including a 16-byte aligned access modeand a 1-byte aligned access mode, where the byte alignment of the accessmode determines the access alignment of the instruction operands. Forexample, when in a first mode, the instruction may use byte-alignedaddressing for source and destination operands and when in a secondmode, the instruction may use 16-byte-aligned addressing for all sourceand destination operands.

In one embodiment, the address mode portion of the access/address modefield 1726 determines whether the instruction is to use direct orindirect addressing. When direct register addressing mode is used bitsin the instruction directly provide the register address of one or moreoperands. When indirect register addressing mode is used, the registeraddress of one or more operands may be computed based on an addressregister value and an address immediate field in the instruction.

In some embodiments instructions are grouped based on opcode 1712bit-fields to simplify Opcode decode 1740. For an 8-bit opcode, bits 4,5, and 6 allow the execution unit to determine the type of opcode. Theprecise opcode grouping shown is merely an example. In some embodiments,a move and logic opcode group 1742 includes data movement and logicinstructions (e.g., move (mov), compare (cmp)). In some embodiments,move and logic group 1742 shares the five most significant bits (MSB),where move (mov) instructions are in the form of 0000xxxxb and logicinstructions are in the form of 0001xxxxb. A flow control instructiongroup 1744 (e.g., call, jump (jmp)) includes instructions in the form of0010xxxxb (e.g., 0x20). A miscellaneous instruction group 1746 includesa mix of instructions, including synchronization instructions (e.g.,wait, send) in the form of 0011xxxxb (e.g., 0x30). A parallel mathinstruction group 1748 includes component-wise arithmetic instructions(e.g., add, multiply (mul)) in the form of 0100xxxxb (e.g., 0x40). Theparallel math group 1748 performs the arithmetic operations in parallelacross data channels. The vector math group 1750 includes arithmeticinstructions (e.g., dp4) in the form of 0101xxxxb (e.g., 0x50). Thevector math group performs arithmetic such as dot product calculationson vector operands.

Additional Exemplary Graphics Pipeline

FIG. 18 is a block diagram of another embodiment of a graphics processor1800. Elements of FIG. 18 having the same reference numbers (or names)as the elements of any other figure herein can operate or function inany manner similar to that described elsewhere herein, but are notlimited to such.

In some embodiments, graphics processor 1800 includes a graphicspipeline 1820, a media pipeline 1830, a display engine 1840, threadexecution logic 1850, and a render output pipeline 1870. In someembodiments, graphics processor 1800 is a graphics processor within amulti-core processing system that includes one or more general purposeprocessing cores. The graphics processor is controlled by registerwrites to one or more control registers (not shown) or via commandsissued to graphics processor 1800 via a ring interconnect 1802. In someembodiments, ring interconnect 1802 couples graphics processor 1800 toother processing components, such as other graphics processors orgeneral-purpose processors. Commands from ring interconnect 1802 areinterpreted by a command streamer 1803, which supplies instructions toindividual components of graphics pipeline 1820 or media pipeline 1830.

In some embodiments, command streamer 1803 directs the operation of avertex fetcher 1805 that reads vertex data from memory and executesvertex-processing commands provided by command streamer 1803. In someembodiments, vertex fetcher 1805 provides vertex data to a vertex shader1807, which performs coordinate space transformation and lightingoperations to each vertex. In some embodiments, vertex fetcher 1805 andvertex shader 1807 execute vertex-processing instructions by dispatchingexecution threads to execution units 1852A-1852B via a thread dispatcher1831.

In some embodiments, execution units 1852A-1852B are an array of vectorprocessors having an instruction set for performing graphics and mediaoperations. In some embodiments, execution units 1852A-1852B have anattached L1 cache 1851 that is specific for each array or shared betweenthe arrays. The cache can be configured as a data cache, an instructioncache, or a single cache that is partitioned to contain data andinstructions in different partitions.

In some embodiments, graphics pipeline 1820 includes tessellationcomponents to perform hardware-accelerated tessellation of 3D objects.In some embodiments, a programmable hull shader 811 configures thetessellation operations. A programmable domain shader 817 providesback-end evaluation of tessellation output. A tessellator 1813 operatesat the direction of hull shader 1811 and contains special purpose logicto generate a set of detailed geometric objects based on a coarsegeometric model that is provided as input to graphics pipeline 1820. Insome embodiments, if tessellation is not used, tessellation components(e.g., hull shader 1811, tessellator 1813, and domain shader 1817) canbe bypassed.

In some embodiments, complete geometric objects can be processed by ageometry shader 1819 via one or more threads dispatched to executionunits 1852A-1852B, or can proceed directly to the clipper 1829. In someembodiments, the geometry shader operates on entire geometric objects,rather than vertices or patches of vertices as in previous stages of thegraphics pipeline. If the tessellation is disabled the geometry shader1819 receives input from the vertex shader 1807. In some embodiments,geometry shader 1819 is programmable by a geometry shader program toperform geometry tessellation if the tessellation units are disabled.

Before rasterization, a clipper 1829 processes vertex data. The clipper1829 may be a fixed function clipper or a programmable clipper havingclipping and geometry shader functions. In some embodiments, arasterizer and depth test component 1873 in the render output pipeline1870 dispatches pixel shaders to convert the geometric objects intotheir per pixel representations. In some embodiments, pixel shader logicis included in thread execution logic 1850. In some embodiments, anapplication can bypass the rasterizer and depth test component 1873 andaccess un-rasterized vertex data via a stream out unit 1823.

The graphics processor 1800 has an interconnect bus, interconnectfabric, or some other interconnect mechanism that allows data andmessage passing amongst the major components of the processor. In someembodiments, execution units 1852A-1852B and associated cache(s) 1851,texture and media sampler 1854, and texture/sampler cache 1858interconnect via a data port 1856 to perform memory access andcommunicate with render output pipeline components of the processor. Insome embodiments, sampler 1854, caches 1851, 1858 and execution units1852A-1852B each have separate memory access paths.

In some embodiments, render output pipeline 1870 contains a rasterizerand depth test component 1873 that converts vertex-based objects into anassociated pixel-based representation. In some embodiments, therasterizer logic includes a windower/masker unit to perform fixedfunction triangle and line rasterization. An associated render cache1878 and depth cache 1879 are also available in some embodiments. Apixel operations component 1877 performs pixel-based operations on thedata, though in some instances, pixel operations associated with 2Doperations (e.g. bit block image transfers with blending) are performedby the 2D engine 1841, or substituted at display time by the displaycontroller 1843 using overlay display planes. In some embodiments, ashared L3 cache 1875 is available to all graphics components, allowingthe sharing of data without the use of main system memory.

In some embodiments, graphics processor media pipeline 1830 includes amedia engine 1837 and a video front-end 1834. In some embodiments, videofront-end 1834 receives pipeline commands from the command streamer1803. In some embodiments, media pipeline 1830 includes a separatecommand streamer. In some embodiments, video front-end 1834 processesmedia commands before sending the command to the media engine 1837. Insome embodiments, media engine 1837 includes thread spawningfunctionality to spawn threads for dispatch to thread execution logic1850 via thread dispatcher 1831.

In some embodiments, graphics processor 1800 includes a display engine1840. In some embodiments, display engine 1840 is external to processor1800 and couples with the graphics processor via the ring interconnect1802, or some other interconnect bus or fabric. In some embodiments,display engine 1840 includes a 2D engine 1841 and a display controller1843. In some embodiments, display engine 1840 contains special purposelogic capable of operating independently of the 3D pipeline. In someembodiments, display controller 1843 couples with a display device (notshown), which may be a system integrated display device, as in a laptopcomputer, or an external display device attached via a display deviceconnector.

In some embodiments, graphics pipeline 1820 and media pipeline 1830 areconfigurable to perform operations based on multiple graphics and mediaprogramming interfaces and are not specific to any one applicationprogramming interface (API). In some embodiments, driver software forthe graphics processor translates API calls that are specific to aparticular graphics or media library into commands that can be processedby the graphics processor. In some embodiments, support is provided forthe Open Graphics Library (OpenGL), Open Computing Language (OpenCL),and/or Vulkan graphics and compute API, all from the Khronos Group. Insome embodiments, support may also be provided for the Direct3D libraryfrom the Microsoft Corporation. In some embodiments, a combination ofthese libraries may be supported. Support may also be provided for theOpen Source Computer Vision Library (OpenCV). A future API with acompatible 3D pipeline would also be supported if a mapping can be madefrom the pipeline of the future API to the pipeline of the graphicsprocessor.

Exemplary Graphics Pipeline Programming

FIG. 19A is a block diagram illustrating a graphics processor commandformat 1900 according to some embodiments. FIG. 19B is a block diagramillustrating a graphics processor command sequence 1910 according to anembodiment. The solid lined boxes in FIG. 19A illustrate the componentsthat are generally included in a graphics command while the dashed linesinclude components that are optional or that are only included in asub-set of the graphics commands. The exemplary graphics processorcommand format 1900 of FIG. 19A includes data fields to identify atarget client 1902 of the command, a command operation code (opcode)1904, and the relevant data 1906 for the command. A sub-opcode 1905 anda command size 1908 are also included in some commands.

In some embodiments, client 1902 specifies the client unit of thegraphics device that processes the command data. In some embodiments, agraphics processor command parser examines the client field of eachcommand to condition the further processing of the command and route thecommand data to the appropriate client unit. In some embodiments, thegraphics processor client units include a memory interface unit, arender unit, a 2D unit, a 3D unit, and a media unit. Each client unithas a corresponding processing pipeline that processes the commands.Once the command is received by the client unit, the client unit readsthe opcode 1904 and, if present, sub-opcode 1905 to determine theoperation to perform. The client unit performs the command usinginformation in data field 1906. For some commands an explicit commandsize 1908 is expected to specify the size of the command. In someembodiments, the command parser automatically determines the size of atleast some of the commands based on the command opcode. In someembodiments commands are aligned via multiples of a double word.

The flow diagram in FIG. 19B shows an exemplary graphics processorcommand sequence 1910. In some embodiments, software or firmware of adata processing system that features an embodiment of a graphicsprocessor uses a version of the command sequence shown to set up,execute, and terminate a set of graphics operations. A sample commandsequence is shown and described for purposes of example only asembodiments are not limited to these specific commands or to thiscommand sequence. Moreover, the commands may be issued as batch ofcommands in a command sequence, such that the graphics processor willprocess the sequence of commands in at least partially concurrence.

In some embodiments, the graphics processor command sequence 1910 maybegin with a pipeline flush command 1912 to cause any active graphicspipeline to complete the currently pending commands for the pipeline. Insome embodiments, the 3D pipeline 1922 and the media pipeline 1924 donot operate concurrently. The pipeline flush is performed to cause theactive graphics pipeline to complete any pending commands. In responseto a pipeline flush, the command parser for the graphics processor willpause command processing until the active drawing engines completepending operations and the relevant read caches are invalidated.Optionally, any data in the render cache that is marked ‘dirty’ can beflushed to memory. In some embodiments, pipeline flush command 1912 canbe used for pipeline synchronization or before placing the graphicsprocessor into a low power state.

In some embodiments, a pipeline select command 1913 is used when acommand sequence requires the graphics processor to explicitly switchbetween pipelines. In some embodiments, a pipeline select command 1913is required only once within an execution context before issuingpipeline commands unless the context is to issue commands for bothpipelines. In some embodiments, a pipeline flush command 1912 isrequired immediately before a pipeline switch via the pipeline selectcommand 1913.

In some embodiments, a pipeline control command 1914 configures agraphics pipeline for operation and is used to program the 3D pipeline1922 and the media pipeline 1924. In some embodiments, pipeline controlcommand 1914 configures the pipeline state for the active pipeline. Inone embodiment, the pipeline control command 1914 is used for pipelinesynchronization and to clear data from one or more cache memories withinthe active pipeline before processing a batch of commands.

In some embodiments, return buffer state commands 1916 are used toconfigure a set of return buffers for the respective pipelines to writedata. Some pipeline operations require the allocation, selection, orconfiguration of one or more return buffers into which the operationswrite intermediate data during processing. In some embodiments, thegraphics processor also uses one or more return buffers to store outputdata and to perform cross thread communication. In some embodiments, thereturn buffer state 1916 includes selecting the size and number ofreturn buffers to use for a set of pipeline operations.

The remaining commands in the command sequence differ based on theactive pipeline for operations. Based on a pipeline determination 1920,the command sequence is tailored to the 3D pipeline 1922 beginning withthe 3D pipeline state 1930 or the media pipeline 1924 beginning at themedia pipeline state 1940.

The commands to configure the 3D pipeline state 1930 include 3D statesetting commands for vertex buffer state, vertex element state, constantcolor state, depth buffer state, and other state variables that are tobe configured before 3D primitive commands are processed. The values ofthese commands are determined at least in part based on the particular3D API in use. In some embodiments, 3D pipeline state 1930 commands arealso able to selectively disable or bypass certain pipeline elements ifthose elements will not be used.

In some embodiments, 3D primitive 1932 command is used to submit 3Dprimitives to be processed by the 3D pipeline. Commands and associatedparameters that are passed to the graphics processor via the 3Dprimitive 1932 command are forwarded to the vertex fetch function in thegraphics pipeline. The vertex fetch function uses the 3D primitive 1932command data to generate vertex data structures. The vertex datastructures are stored in one or more return buffers. In someembodiments, 3D primitive 1932 command is used to perform vertexoperations on 3D primitives via vertex shaders. To process vertexshaders, 3D pipeline 1922 dispatches shader execution threads tographics processor execution units.

In some embodiments, 3D pipeline 1922 is triggered via an execute 1934command or event. In some embodiments, a register write triggers commandexecution. In some embodiments execution is triggered via a ‘go’ or‘kick’ command in the command sequence. In one embodiment, commandexecution is triggered using a pipeline synchronization command to flushthe command sequence through the graphics pipeline. The 3D pipeline willperform geometry processing for the 3D primitives. Once operations arecomplete, the resulting geometric objects are rasterized and the pixelengine colors the resulting pixels. Additional commands to control pixelshading and pixel back end operations may also be included for thoseoperations.

In some embodiments, the graphics processor command sequence 1910follows the media pipeline 1924 path when performing media operations.In general, the specific use and manner of programming for the mediapipeline 1924 depends on the media or compute operations to beperformed. Specific media decode operations may be offloaded to themedia pipeline during media decode. In some embodiments, the mediapipeline can also be bypassed and media decode can be performed in wholeor in part using resources provided by one or more general purposeprocessing cores. In one embodiment, the media pipeline also includeselements for general-purpose graphics processor unit (GPGPU) operations,where the graphics processor is used to perform SIMD vector operationsusing computational shader programs that are not explicitly related tothe rendering of graphics primitives.

In some embodiments, media pipeline 1924 is configured in a similarmanner as the 3D pipeline 1922. A set of commands to configure the mediapipeline state 1940 are dispatched or placed into a command queue beforethe media object commands 1942. In some embodiments, commands for themedia pipeline state 1940 include data to configure the media pipelineelements that will be used to process the media objects. This includesdata to configure the video decode and video encode logic within themedia pipeline, such as encode or decode format. In some embodiments,commands for the media pipeline state 1940 also support the use of oneor more pointers to “indirect” state elements that contain a batch ofstate settings.

In some embodiments, media object commands 1942 supply pointers to mediaobjects for processing by the media pipeline. The media objects includememory buffers containing video data to be processed. In someembodiments, all media pipeline states must be valid before issuing amedia object command 1942. Once the pipeline state is configured andmedia object commands 1942 are queued, the media pipeline 1924 istriggered via an execute command 1944 or an equivalent execute event(e.g., register write). Output from media pipeline 1924 may then be postprocessed by operations provided by the 3D pipeline 1922 or the mediapipeline 1924. In some embodiments, GPGPU operations are configured andexecuted in a similar manner as media operations.

Exemplary Graphics Software Architecture

FIG. 20 illustrates exemplary graphics software architecture for a dataprocessing system 2000 according to some embodiments. In someembodiments, software architecture includes a 3D graphics application2010, an operating system 2020, and at least one processor 2030. In someembodiments, processor 2030 includes a graphics processor 2032 and oneor more general-purpose processor core(s) 2034. The graphics application2010 and operating system 2020 each execute in the system memory 2050 ofthe data processing system.

In some embodiments, 3D graphics application 2010 contains one or moreshader programs including shader instructions 2012. The shader languageinstructions may be in a high-level shader language, such as the HighLevel Shader Language (HLSL) or the OpenGL Shader Language (GLSL). Theapplication also includes executable instructions 2014 in a machinelanguage suitable for execution by the general-purpose processor core2034. The application also includes graphics objects 2016 defined byvertex data.

In some embodiments, operating system 2020 is a Microsoft® Windows®operating system from the Microsoft Corporation, a proprietary UNIX-likeoperating system, or an open source UNIX-like operating system using avariant of the Linux kernel. The operating system 2020 can support agraphics API 2022 such as the Direct3D API, the OpenGL API, or theVulkan API. When the Direct3D API is in use, the operating system 2020uses a front-end shader compiler 2024 to compile any shader instructions2012 in HLSL into a lower-level shader language. The compilation may bea just-in-time (JIT) compilation or the application can perform shaderpre-compilation. In some embodiments, high-level shaders are compiledinto low-level shaders during the compilation of the 3D graphicsapplication 2010. In some embodiments, the shader instructions 2012 areprovided in an intermediate form, such as a version of the StandardPortable Intermediate Representation (SPIR) used by the Vulkan API.

In some embodiments, user mode graphics driver 2026 contains a back-endshader compiler 2027 to convert the shader instructions 2012 into ahardware specific representation. When the OpenGL API is in use, shaderinstructions 2012 in the GLSL high-level language are passed to a usermode graphics driver 2026 for compilation. In some embodiments, usermode graphics driver 2026 uses operating system kernel mode functions2028 to communicate with a kernel mode graphics driver 2029. In someembodiments, kernel mode graphics driver 2029 communicates with graphicsprocessor 2032 to dispatch commands and instructions.

Exemplary IP Core Implementations

One or more aspects of at least one embodiment may be implemented byrepresentative code stored on a machine-readable medium which representsand/or defines logic within an integrated circuit such as a processor.For example, the machine-readable medium may include instructions whichrepresent various logic within the processor. When read by a machine,the instructions may cause the machine to fabricate the logic to performthe techniques described herein. Such representations, known as “IPcores,” are reusable units of logic for an integrated circuit that maybe stored on a tangible, machine-readable medium as a hardware modelthat describes the structure of the integrated circuit. The hardwaremodel may be supplied to various customers or manufacturing facilities,which load the hardware model on fabrication machines that manufacturethe integrated circuit. The integrated circuit may be fabricated suchthat the circuit performs operations described in association with anyof the embodiments described herein.

FIG. 21 is a block diagram illustrating an IP core development system2100 that may be used to manufacture an integrated circuit to performoperations according to an embodiment. The IP core development system2100 may be used to generate modular, re-usable designs that can beincorporated into a larger design or used to construct an entireintegrated circuit (e.g., an SOC integrated circuit). A design facility2130 can generate a software simulation 2110 of an IP core design in ahigh level programming language (e.g., C/C++). The software simulation2110 can be used to design, test, and verify the behavior of the IP coreusing a simulation model 2112. The simulation model 2112 may includefunctional, behavioral, and/or timing simulations. A register transferlevel (RTL) design 2115 can then be created or synthesized from thesimulation model 2112. The RTL design 2115 is an abstraction of thebehavior of the integrated circuit that models the flow of digitalsignals between hardware registers, including the associated logicperformed using the modeled digital signals. In addition to an RTLdesign 2115, lower-level designs at the logic level or transistor levelmay also be created, designed, or synthesized. Thus, the particulardetails of the initial design and simulation may vary.

The RTL design 2115 or equivalent may be further synthesized by thedesign facility into a hardware model 2120, which may be in a hardwaredescription language (HDL), or some other representation of physicaldesign data. The HDL may be further simulated or tested to verify the IPcore design. The IP core design can be stored for delivery to a 3^(rd)party fabrication facility 2165 using non-volatile memory 2140 (e.g.,hard disk, flash memory, or any non-volatile storage medium).Alternatively, the IP core design may be transmitted (e.g., via theInternet) over a wired connection 2150 or wireless connection 2160. Thefabrication facility 2165 may then fabricate an integrated circuit thatis based at least in part on the IP core design. The fabricatedintegrated circuit can be configured to perform operations in accordancewith at least one embodiment described herein.

Exemplary System on a Chip Integrated Circuit

FIGS. 22-24 illustrated exemplary integrated circuits and associatedgraphics processors that may be fabricated using one or more IP cores,according to various embodiments described herein. In addition to whatis illustrated, other logic and circuits may be included, includingadditional graphics processors/cores, peripheral interface controllers,or general purpose processor cores.

FIG. 22 is a block diagram illustrating an exemplary system on a chipintegrated circuit 2200 that may be fabricated using one or more IPcores, according to an embodiment. Exemplary integrated circuit 2200includes one or more application processor(s) 2205 (e.g., CPUs), atleast one graphics processor 2210, and may additionally include an imageprocessor 2215 and/or a video processor 2220, any of which may be amodular IP core from the same or multiple different design facilities.Integrated circuit 2200 includes peripheral or bus logic including a USBcontroller 2225, UART controller 2230, an SPI/SDIO controller 2235, andan I²S/I²C controller 2240. Additionally, the integrated circuit caninclude a display device 2245 coupled to one or more of ahigh-definition multimedia interface (HDMI) controller 2250 and a mobileindustry processor interface (MIPI) display interface 2255. Storage maybe provided by a flash memory subsystem 2260 including flash memory anda flash memory controller. Memory interface may be provided via a memorycontroller 2265 for access to SDRAM or SRAM memory devices. Someintegrated circuits additionally include an embedded security engine2270.

FIG. 23 is a block diagram illustrating an exemplary graphics processor2310 of a system on a chip integrated circuit that may be fabricatedusing one or more IP cores, according to an embodiment. Graphicsprocessor 2310 can be a variant of the graphics processor 2210 of FIG.22. Graphics processor 2310 includes a vertex processor 2305 and one ormore fragment processor(s) 2315A-2315N (e.g., 2315A, 2315B, 2315C,2315D, through 2315N−1, and 2315N). Graphics processor 2310 can executedifferent shader programs via separate logic, such that the vertexprocessor 2305 is optimized to execute operations for vertex shaderprograms, while the one or more fragment processor(s) 2315A-2315Nexecute fragment (e.g., pixel) shading operations for fragment or pixelshader programs. The vertex processor 2305 performs the vertexprocessing stage of the 3D graphics pipeline and generates primitivesand vertex data. The fragment processor(s) 2315A-2315N use the primitiveand vertex data generated by the vertex processor 2305 to produce aframebuffer that is displayed on a display device. In one embodiment,the fragment processor(s) 2315A-2315N are optimized to execute fragmentshader programs as provided for in the OpenGL API, which may be used toperform similar operations as a pixel shader program as provided for inthe Direct 3D API.

Graphics processor 2310 additionally includes one or more memorymanagement units (MMUs) 2320A-2320B, cache(s) 2325A-2325B, and circuitinterconnect(s) 2330A-2330B. The one or more MMU(s) 2320A-2320B providefor virtual to physical address mapping for integrated circuit 2310,including for the vertex processor 2305 and/or fragment processor(s)2315A-2315N, which may reference vertex or image/texture data stored inmemory, in addition to vertex or image/texture data stored in the one ormore cache(s) 2325A-2325B. In one embodiment the one or more MMU(s)2320A-2320B may be synchronized with other MMUs within the system,including one or more MMUs associated with the one or more applicationprocessor(s) 2205, image processor 2215, and/or video processor 2220 ofFIG. 22, such that each processor 2205-2220 can participate in a sharedor unified virtual memory system. The one or more circuitinterconnect(s) 2330A-2330B enable graphics processor 2310 to interfacewith other IP cores within the SoC, either via an internal bus of theSoC or via a direct connection, according to embodiments.

FIG. 24 is a block diagram illustrating an additional exemplary graphicsprocessor 2410 of a system on a chip integrated circuit that may befabricated using one or more IP cores, according to an embodiment.Graphics processor 2410 can be a variant of the graphics processor 2210of FIG. 22. Graphics processor 2410 includes the one or more MMU(s)2320A-2320B, caches 2325A-2325B, and circuit interconnects 2330A-2330Bof the integrated circuit 2300 of FIG. 23.

Graphics processor 2410 includes one or more shader core(s) 2415A-2415N(e.g., 2415A, 2415B, 2415C, 2415D, 2415E, 2415F, through 2415N−1, and2415N), which provides for a unified shader core architecture in which asingle core or type or core can execute all types of programmable shadercode, including shader program code to implement vertex shaders,fragment shaders, and/or compute shaders. The exact number of shadercores present can vary among embodiments and implementations.Additionally, graphics processor 2410 includes an inter-core taskmanager 2405, which acts as a thread dispatcher to dispatch executionthreads to one or more shader cores 2415A-2415N and a tiling unit 2418to accelerate tiling operations for tile-based rendering, in whichrendering operations for a scene are subdivided in image space, forexample to exploit local spatial coherence within a scene or to optimizeuse of internal caches.

The following clauses and/or examples pertain to specific embodiments orexamples thereof. Specifics in the examples may be used anywhere in oneor more embodiments. The various features of the different embodimentsor examples may be variously combined with some features included andothers excluded to suit a variety of different applications. Examplesmay include subject matter such as a method, means for performing actsof the method, at least one machine-readable medium includinginstructions that, when performed by a machine cause the machine toperform acts of the method, or of an apparatus or system according toembodiments and examples described herein. Various components can be ameans for performing the operations or functions described.

One embodiment provides for a graphics processor comprising atranslation lookaside buffer (TLB) to cache a first page table entry fora virtual to physical address mapping for use by the graphics processor,the first page table entry to indicate that a first virtual page iscleared to a clear color and a graphics pipeline module to bypass amemory access for the first virtual page based on the first page tableentry.

One embodiment provides for a method performed by a parallel processor,the method comprising accessing a translation lookaside buffer (TLB)entry for a virtual address, determining, based on the TLB entry, aclear status for a virtual page associated with the virtual address, andwherein the clear status indicates that the virtual page is clear and aclear color is determined without an access to data in memory stored atthe at the virtual address.

One embodiment provides for a data processing system comprising anon-transitory machine-readable medium to store instructions forexecution by one or more processors of the data processing system, amemory module to store a page table, the page table including a set ofpage table entries, a general-purpose graphics processing unit (GPGPU),wherein the GPGPU is one of the one or more processors of the dataprocessing system, the GPGPU including a translation lookaside buffer(TLB) to cache a page table entry of the set of page table entries, thepage table entry to indicate a clear status for a first virtual page, agraphics pipeline module to bypass a memory access for the first virtualpage based on the page table entry.

The embodiments described herein refer to specific configurations ofhardware, such as application specific integrated circuits (ASICs),configured to perform certain operations or having a predeterminedfunctionality. Such electronic devices typically include a set of one ormore processors coupled to one or more other components, such as one ormore storage devices (non-transitory machine-readable storage media),user input/output devices (e.g., a keyboard, a touchscreen, and/or adisplay), and network connections. The coupling of the set of processorsand other components is typically through one or more busses and bridges(also termed as bus controllers). The storage device and signalscarrying the network traffic respectively represent one or moremachine-readable storage media and machine-readable communication media.Thus, the storage device of a given electronic device typically storescode and/or data for execution on the set of one or more processors ofthat electronic device.

Of course, one or more parts of an embodiment may be implemented usingdifferent combinations of software, firmware, and/or hardware.Throughout this detailed description, for the purposes of explanation,numerous specific details were set forth in order to provide a thoroughunderstanding of the present invention. It will be apparent, however, toone skilled in the art that the embodiments may be practiced withoutsome of these specific details. In certain instances, well-knownstructures and functions were not described in elaborate detail to avoidobscuring the inventive subject matter of the embodiments. Accordingly,the scope and spirit of the invention should be judged in terms of theclaims that follow.

What is claimed is:
 1. A graphics processor comprising: a translationlookaside buffer (TLB) to cache a first page table entry for a virtualto physical address mapping for use by the graphics processor, the firstpage table entry to indicate that a first virtual page is cleared to aclear color; and a graphics pipeline module to bypass a memory accessfor the first virtual page based on the first page table entry.
 2. Thegraphics processor as in claim 1, wherein a second page table entry isto indicate that a second virtual page stores non-clear color data andthe graphics pipeline module is to perform a memory access to read thenon-clear color data from memory associated with the second virtualpage.
 3. The graphics processor as in claim 2, wherein the graphicspipeline module is to determine a clear color without performing amemory access to the first virtual page.
 4. The graphics processor as inclaim 3, wherein the graphics pipeline module is to read a field in thefirst page table entry to determine the clear color.
 5. The graphicsprocessor as in claim 3, wherein the graphics pipeline module is to readan internal register to determine the clear color.
 6. The graphicsprocessor as in claim 3, wherein the graphics pipeline module is to reada field in the first page table entry to determine an index to aregister and read the clear color from the register identified by theindex.
 7. The graphics processor as in claim 6, wherein the register isa dedicated clear color register.
 8. The graphics processor as in claim6, wherein the register is one of multiple dedicated clear colorregisters.
 9. A method performed by a parallel processor, the methodcomprising: accessing a translation lookaside buffer (TLB) entry for avirtual address; determining, based on the TLB entry, a clear status fora virtual page associated with the virtual address; and wherein theclear status indicates that the virtual page is clear and a clear coloris determined without an access to data in memory stored at the at thevirtual address.
 10. The method as in claim 9, additionally includingdetermining the clear color by reading the clear color from a registerwithin the parallel processor.
 11. The method as in claim 9,additionally including determining the clear color via the TLB entry.12. The method as in claim 11, wherein determining the clear color viathe TLB entry includes reading the clear color from the TLB entry. 13.The method as in claim 11, wherein determining the clear color via theTLB entry includes reading a register index from the TLB entry andreading the clear color from a register associated with the registerindex.
 14. The method as in claim 13, wherein the register index selectsa register from a set of dedicated clear colors.
 15. The method as inclaim 9, wherein the TLB entry is a first TLB entry, the virtual addressis a first virtual address for a first virtual page, and the firstvirtual page is associated with a surface having a first clear color.16. The method as in claim 15, additionally comprising; accessing asecond TLB entry for second virtual address; and determining, based onthe second TLB entry, a clear status for a second virtual pageassociated with the second virtual address, wherein the clear statusindicates that the second virtual page is clear and a second clear coloris determined without an access to data in memory stored at the at thesecond virtual address.
 17. A data processing system comprising: anon-transitory machine-readable medium to store instructions forexecution by one or more processors of the data processing system; amemory module to store a page table, the page table including a set ofpage table entries; a general-purpose graphics processing unit (GPGPU),wherein the GPGPU is one of the one or more processors of the dataprocessing system, the GPGPU including: a translation lookaside buffer(TLB) to cache a page table entry of the set of page table entries, thepage table entry to indicate a clear status for a first virtual page; agraphics pipeline module to bypass a memory access for the first virtualpage based on the page table entry.
 18. The data processing system as inclaim 17, wherein the page table entry is to indicate that a secondvirtual page stores non-clear color data and the graphics pipelinemodule is to perform a memory access to read the non-clear color datafrom the second virtual page.
 19. The data processing system as in claim17, wherein the graphics pipeline module is associated with one or moreof a pixel pipeline, a depth pipeline, or an unordered access pipeline.20. The data processing system as in claim 17, wherein the graphicspipeline module is to determine a clear color without performing anaccess to the memory module for the first virtual page.